gem5::ContextDescriptor Struct Reference

#include <smmu_v3_defs.hh>

Public Member Functions
	BitUnion64 (DWORD0) Bitfield< 5
	EndBitUnion (DWORD0) DWORD0 dw0
	BitUnion64 (DWORD1) Bitfield< 0 > nscfg0
	EndBitUnion (DWORD1) DWORD1 dw1
	BitUnion64 (DWORD2) Bitfield< 0 > nscfg1
	EndBitUnion (DWORD2) DWORD2 dw2

Public Attributes
	t0sz
Bitfield< 7, 6 >	tg0
Bitfield< 9, 8 >	ir0
Bitfield< 11, 10 >	or0
Bitfield< 13, 12 >	sh0
Bitfield< 14 >	epd0
Bitfield< 15 >	endi
Bitfield< 21, 16 >	t1sz
Bitfield< 23, 22 >	tg1
Bitfield< 25, 24 >	ir1
Bitfield< 27, 26 >	or1
Bitfield< 29, 28 >	sh1
Bitfield< 30 >	epd1
Bitfield< 31 >	valid
Bitfield< 34, 32 >	ips
Bitfield< 35 >	affd
Bitfield< 36 >	wxn
Bitfield< 37 >	uwxn
Bitfield< 39, 38 >	tbi
Bitfield< 40 >	pan
Bitfield< 41 >	aa64
Bitfield< 42 >	hd
Bitfield< 43 >	ha
Bitfield< 44 >	s
Bitfield< 45 >	r
Bitfield< 46 >	a
Bitfield< 47 >	aset
Bitfield< 63, 48 >	asid
Bitfield< 1 >	had0
Bitfield< 51, 4 >	ttb0
Bitfield< 60 >	hwu0g59
Bitfield< 61 >	hwu0g60
Bitfield< 62 >	hwu0g61
Bitfield< 63 >	hwu0g62
Bitfield< 1 >	had1
Bitfield< 51, 4 >	ttb1
Bitfield< 60 >	hwu1g59
Bitfield< 61 >	hwu1g60
Bitfield< 62 >	hwu1g61
Bitfield< 63 >	hwu1g62
uint64_t	mair
uint64_t	amair
uint64_t	_pad [3]

Detailed Description

Definition at line 260 of file smmu_v3_defs.hh.

Member Function Documentation

BitUnion64() [1/3]

gem5::ContextDescriptor::BitUnion64

(

DWORD0

)

BitUnion64() [2/3]

gem5::ContextDescriptor::BitUnion64

(

DWORD1

)

BitUnion64() [3/3]

gem5::ContextDescriptor::BitUnion64

(

DWORD2

)

EndBitUnion() [1/3]

gem5::ContextDescriptor::EndBitUnion

(

DWORD0

)

EndBitUnion() [2/3]

gem5::ContextDescriptor::EndBitUnion

(

DWORD1

)

EndBitUnion() [3/3]

gem5::ContextDescriptor::EndBitUnion

(

DWORD2

)

Member Data Documentation

_pad

uint64_t gem5::ContextDescriptor::_pad[3]

Definition at line 318 of file smmu_v3_defs.hh.

a

Bitfield<46> gem5::ContextDescriptor::a

Definition at line 288 of file smmu_v3_defs.hh.

aa64

Bitfield<41> gem5::ContextDescriptor::aa64

Definition at line 283 of file smmu_v3_defs.hh.

affd

Bitfield<35> gem5::ContextDescriptor::affd

Definition at line 278 of file smmu_v3_defs.hh.

amair

uint64_t gem5::ContextDescriptor::amair

Definition at line 317 of file smmu_v3_defs.hh.

aset

Bitfield<47> gem5::ContextDescriptor::aset

Definition at line 289 of file smmu_v3_defs.hh.

asid

Bitfield<63, 48> gem5::ContextDescriptor::asid

Definition at line 290 of file smmu_v3_defs.hh.

endi

Bitfield<15> gem5::ContextDescriptor::endi

Definition at line 269 of file smmu_v3_defs.hh.

epd0

Bitfield<14> gem5::ContextDescriptor::epd0

Definition at line 268 of file smmu_v3_defs.hh.

epd1

Bitfield<30> gem5::ContextDescriptor::epd1

Definition at line 275 of file smmu_v3_defs.hh.

ha

Bitfield<43> gem5::ContextDescriptor::ha

Definition at line 285 of file smmu_v3_defs.hh.

had0

Bitfield<1> gem5::ContextDescriptor::had0

Definition at line 296 of file smmu_v3_defs.hh.

had1

Bitfield<1> gem5::ContextDescriptor::had1

Definition at line 307 of file smmu_v3_defs.hh.

hd

Bitfield<42> gem5::ContextDescriptor::hd

Definition at line 284 of file smmu_v3_defs.hh.

hwu0g59

Bitfield<60> gem5::ContextDescriptor::hwu0g59

Definition at line 298 of file smmu_v3_defs.hh.

hwu0g60

Bitfield<61> gem5::ContextDescriptor::hwu0g60

Definition at line 299 of file smmu_v3_defs.hh.

hwu0g61

Bitfield<62> gem5::ContextDescriptor::hwu0g61

Definition at line 300 of file smmu_v3_defs.hh.

hwu0g62

Bitfield<63> gem5::ContextDescriptor::hwu0g62

Definition at line 301 of file smmu_v3_defs.hh.

hwu1g59

Bitfield<60> gem5::ContextDescriptor::hwu1g59

Definition at line 309 of file smmu_v3_defs.hh.

hwu1g60

Bitfield<61> gem5::ContextDescriptor::hwu1g60

Definition at line 310 of file smmu_v3_defs.hh.

hwu1g61

Bitfield<62> gem5::ContextDescriptor::hwu1g61

Definition at line 311 of file smmu_v3_defs.hh.

hwu1g62

Bitfield<63> gem5::ContextDescriptor::hwu1g62

Definition at line 312 of file smmu_v3_defs.hh.

ips

Bitfield<34, 32> gem5::ContextDescriptor::ips

Definition at line 277 of file smmu_v3_defs.hh.

ir0

Bitfield<9, 8> gem5::ContextDescriptor::ir0

Definition at line 265 of file smmu_v3_defs.hh.

ir1

Bitfield<25, 24> gem5::ContextDescriptor::ir1

Definition at line 272 of file smmu_v3_defs.hh.

mair

uint64_t gem5::ContextDescriptor::mair

Definition at line 316 of file smmu_v3_defs.hh.

or0

Bitfield<11, 10> gem5::ContextDescriptor::or0

Definition at line 266 of file smmu_v3_defs.hh.

or1

Bitfield<27, 26> gem5::ContextDescriptor::or1

Definition at line 273 of file smmu_v3_defs.hh.

pan

Bitfield<40> gem5::ContextDescriptor::pan

Definition at line 282 of file smmu_v3_defs.hh.

r

Bitfield<45> gem5::ContextDescriptor::r

Definition at line 287 of file smmu_v3_defs.hh.

s

Bitfield<44> gem5::ContextDescriptor::s

Definition at line 286 of file smmu_v3_defs.hh.

sh0

Bitfield<13, 12> gem5::ContextDescriptor::sh0

Definition at line 267 of file smmu_v3_defs.hh.

sh1

Bitfield<29, 28> gem5::ContextDescriptor::sh1

Definition at line 274 of file smmu_v3_defs.hh.

t0sz

gem5::ContextDescriptor::t0sz

Definition at line 263 of file smmu_v3_defs.hh.

t1sz

Bitfield<21, 16> gem5::ContextDescriptor::t1sz

Definition at line 270 of file smmu_v3_defs.hh.

tbi

Bitfield<39, 38> gem5::ContextDescriptor::tbi

Definition at line 281 of file smmu_v3_defs.hh.

tg0

Bitfield<7, 6> gem5::ContextDescriptor::tg0

Definition at line 264 of file smmu_v3_defs.hh.

tg1

Bitfield<23, 22> gem5::ContextDescriptor::tg1

Definition at line 271 of file smmu_v3_defs.hh.

ttb0

Bitfield<51, 4> gem5::ContextDescriptor::ttb0

Definition at line 297 of file smmu_v3_defs.hh.

ttb1

Bitfield<51, 4> gem5::ContextDescriptor::ttb1

Definition at line 308 of file smmu_v3_defs.hh.

uwxn

Bitfield<37> gem5::ContextDescriptor::uwxn

Definition at line 280 of file smmu_v3_defs.hh.

valid

Bitfield<31> gem5::ContextDescriptor::valid

Definition at line 276 of file smmu_v3_defs.hh.

wxn

Bitfield<36> gem5::ContextDescriptor::wxn

Definition at line 279 of file smmu_v3_defs.hh.

---

The documentation for this struct was generated from the following file:

• dev/arm/smmu_v3_defs.hh