Go to the documentation of this file.
38 #ifndef __ARCH_NULL_VECREGS_HH__
39 #define __ARCH_NULL_VECREGS_HH__
63 #endif // __ARCH_NULL_VECREGS_HH__
Generic predicate register container.
uint32_t DummyVecElem
Dummy type aliases and constants for architectures that do not implement vector registers.
::gem5::DummyVecElem VecElem
Vector Register Abstraction This generic class is the model in a particularization of MVC,...
VecRegContainer< DummyNumVecElemPerVecReg *sizeof(DummyVecElem)> DummyVecRegContainer
constexpr unsigned NumVecElemPerVecReg
constexpr unsigned DummyNumVecElemPerVecReg
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
VecPredRegContainer< 8, false > DummyVecPredRegContainer
Dummy type aliases and constants for architectures that do not implement vector predicate registers.
Generated on Wed May 4 2022 12:13:50 for gem5 by doxygen 1.8.17