|
gem5
v22.1.0.0
|
#include "dev/arm/smmu_v3_caches.hh"#include <numeric>#include "base/bitfield.hh"#include "base/intmath.hh"#include "base/logging.hh"#include "sim/stats.hh"Go to the source code of this file.
Namespaces | |
| gem5 | |
| Reference material can be found at the JEDEC website: UFS standard http://www.jedec.org/standards-documents/results/jesd220 UFS HCI specification http://www.jedec.org/standards-documents/results/jesd223. | |
Macros | |
| #define | SMMUTLB_SEED 0xEA752DFE |
| #define | ARMARCHTLB_SEED 0x8B021FA1 |
| #define | IPACACHE_SEED 0xE5A0CC0F |
| #define | CONFIGCACHE_SEED 0xB56F74E8 |
| #define | WALKCACHE_SEED 0x18ACF3D6 |
| #define ARMARCHTLB_SEED 0x8B021FA1 |
Definition at line 50 of file smmu_v3_caches.cc.
| #define CONFIGCACHE_SEED 0xB56F74E8 |
Definition at line 52 of file smmu_v3_caches.cc.
| #define IPACACHE_SEED 0xE5A0CC0F |
Definition at line 51 of file smmu_v3_caches.cc.
| #define SMMUTLB_SEED 0xEA752DFE |
Definition at line 49 of file smmu_v3_caches.cc.
| #define WALKCACHE_SEED 0x18ACF3D6 |
Definition at line 53 of file smmu_v3_caches.cc.