gem5::Plic::PlicRegisters Class Reference

MMIO Registers. More...

Inheritance diagram for gem5::Plic::PlicRegisters:

Public Member Functions
	PlicRegisters (const std::string &name, Addr base, Plic *plic)
void	init ()
Public Member Functions inherited from gem5::RegisterBank< ByteOrder::little >
constexpr	RegisterBank (const std::string &new_name, Addr new_base)
virtual	~RegisterBank ()
void	addRegisters (std::initializer_list< RegisterAdder > adders)
void	addRegister (RegisterAdder reg)
Addr	base () const
Addr	size () const
const std::string &	name () const
virtual void	read (Addr addr, void *buf, Addr bytes)
virtual void	write (Addr addr, const void *buf, Addr bytes)
virtual void	reset ()

Public Attributes
const Addr	pendingStart = 0x1000
const Addr	enableStart = 0x2000
const Addr	thresholdStart = 0x0200000
const Addr	enablePadding = 0x80
const Addr	thresholdPadding = 0x1000
const Addr	maxBankSize = 0x4000000
std::vector< Register32 >	priority
std::vector< Register32 >	pending
std::vector< std::vector< Register32 > >	enable
std::vector< Register32 >	threshold
std::vector< Register32 >	claim
std::vector< RegisterRaz >	enable_holes
std::vector< RegisterRaz >	claim_holes
std::vector< RegisterRaz >	reserved
Plic *	plic

Additional Inherited Members
Public Types inherited from gem5::RegisterBank< ByteOrder::little >
using	Register8 = Register< uint8_t >
using	Register8LE = Register< uint8_t, ByteOrder::little >
using	Register8BE = Register< uint8_t, ByteOrder::big >
using	Register16 = Register< uint16_t >
using	Register16LE = Register< uint16_t, ByteOrder::little >
using	Register16BE = Register< uint16_t, ByteOrder::big >
using	Register32 = Register< uint32_t >
using	Register32LE = Register< uint32_t, ByteOrder::little >
using	Register32BE = Register< uint32_t, ByteOrder::big >
using	Register64 = Register< uint64_t >
using	Register64LE = Register< uint64_t, ByteOrder::little >
using	Register64BE = Register< uint64_t, ByteOrder::big >
Static Public Member Functions inherited from gem5::RegisterBank< ByteOrder::little >
static constexpr Data	readWithMask (const Data &value, const Data &bitmask)
static constexpr Data	writeWithMask (const Data &old, const Data &value, const Data &bitmask)

Detailed Description

MMIO Registers.

Priority (0-7):

• memory map: 0x0000000 - 0x0000FFC (1024 sources, 32 bits each)
• gem5: vector<uint32_t> (index: source_id, size: n_src)

... reserved[0]

Pending:

• memory map: 0x0001000 - 0x0001080 (1024 sources, 1 bit each)
• gem5: vector<bitset<32>> (index: addr_offset, size: ceil(n_src/32))

... reserved[1]

Enable:

• memory map: 0x0002000 - 0x01F2000 (15872 contexts, 1024 sources, 1 bit each)
• gem5: vector<vector<bitset<32>>> (index: [context_id addr_offset], size: [n_context, ceil(n_src/32)]) ... reserved[2]

Threshold:

• memory map: 0x0200000 - 0x3FFFFFC (15872 contexts, 32-bit each, 0x1000 byte spacing)
• gem5: vector<uint32_t> (index: context_id, size: n_context)

Claim / Complete:

• memory map: 0x0200004 - 0x3FFFFFC (15872 contexts, 32-bit each, 0x1000 byte spacing)
• gem5: getter / setter functions

... reserved[3]

Definition at line 203 of file plic.hh.

Constructor & Destructor Documentation

PlicRegisters()

gem5::Plic::PlicRegisters::PlicRegisters ( const std::string &  name, Addr  base, Plic *  plic  )

inline

Definition at line 223 of file plic.hh.

Member Function Documentation

init()

void gem5::Plic::PlicRegisters::init

(

)

Definition at line 196 of file plic.cc.

References gem5::RegisterBank< ByteOrder::little >::addRegister(), claim, claim_holes, enable, enable_holes, enablePadding, enableStart, gem5::ArmISA::i, gem5::ArmISA::j, maxBankSize, gem5::Plic::nContext, gem5::Plic::nSrc, gem5::Plic::nSrc32, pending, pendingStart, gem5::BasicPioDevice::pioSize, plic, priority, gem5::Plic::readClaim(), reserved, threshold, thresholdPadding, thresholdStart, sc_dt::to_string(), gem5::Plic::writeClaim(), gem5::Plic::writeEnable(), gem5::Plic::writePriority(), and gem5::Plic::writeThreshold().

Referenced by gem5::Plic::init().

Member Data Documentation

claim

std::vector<Register32> gem5::Plic::PlicRegisters::claim

Definition at line 218 of file plic.hh.

Referenced by init(), gem5::Plic::serialize(), and gem5::Plic::unserialize().

claim_holes

std::vector<RegisterRaz> gem5::Plic::PlicRegisters::claim_holes

Definition at line 220 of file plic.hh.

Referenced by init().

enable

std::vector<std::vector<Register32> > gem5::Plic::PlicRegisters::enable

Definition at line 216 of file plic.hh.

Referenced by init(), gem5::Plic::post(), gem5::Plic::serialize(), gem5::Plic::unserialize(), and gem5::Plic::writePriority().

enable_holes

std::vector<RegisterRaz> gem5::Plic::PlicRegisters::enable_holes

Definition at line 219 of file plic.hh.

Referenced by init().

enablePadding

const Addr gem5::Plic::PlicRegisters::enablePadding = 0x80

Definition at line 209 of file plic.hh.

Referenced by init().

enableStart

const Addr gem5::Plic::PlicRegisters::enableStart = 0x2000

Definition at line 207 of file plic.hh.

Referenced by init().

maxBankSize

const Addr gem5::Plic::PlicRegisters::maxBankSize = 0x4000000

Definition at line 211 of file plic.hh.

Referenced by init().

pending

std::vector<Register32> gem5::Plic::PlicRegisters::pending

Definition at line 215 of file plic.hh.

Referenced by gem5::Plic::clear(), init(), gem5::Plic::post(), gem5::Plic::readClaim(), gem5::Plic::serialize(), gem5::Plic::unserialize(), and gem5::Plic::writePriority().

pendingStart

const Addr gem5::Plic::PlicRegisters::pendingStart = 0x1000

Definition at line 206 of file plic.hh.

Referenced by init().

plic

Plic* gem5::Plic::PlicRegisters::plic

Definition at line 227 of file plic.hh.

Referenced by init().

priority

std::vector<Register32> gem5::Plic::PlicRegisters::priority

Definition at line 214 of file plic.hh.

Referenced by init(), gem5::Plic::post(), gem5::Plic::serialize(), gem5::Plic::unserialize(), and gem5::Plic::updateInt().

reserved

std::vector<RegisterRaz> gem5::Plic::PlicRegisters::reserved

Definition at line 221 of file plic.hh.

Referenced by init().

threshold

std::vector<Register32> gem5::Plic::PlicRegisters::threshold

Definition at line 217 of file plic.hh.

Referenced by init(), gem5::Plic::serialize(), gem5::Plic::unserialize(), and gem5::Plic::updateInt().

thresholdPadding

const Addr gem5::Plic::PlicRegisters::thresholdPadding = 0x1000

Definition at line 210 of file plic.hh.

Referenced by init().

thresholdStart

const Addr gem5::Plic::PlicRegisters::thresholdStart = 0x0200000

Definition at line 208 of file plic.hh.

Referenced by init().

---

The documentation for this class was generated from the following files:

• dev/riscv/plic.hh
• dev/riscv/plic.cc