gem5  v21.2.1.1
gem5::SparcISA::LDDFMemAddressNotAligned Member List

This is the complete list of members for gem5::SparcISA::LDDFMemAddressNotAligned, including all inherited members.

getNextLevel(PrivilegeLevel current)gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >inlinevirtual
H enum valuegem5::SparcISA::SparcFaultBase
Hyperprivileged enum valuegem5::SparcISA::SparcFaultBase
invoke(ThreadContext *tc, const StaticInstPtr &inst=nullStaticInstPtr)gem5::SparcISA::SparcFaultBasevirtual
name() constgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >inline
gem5::SparcISA::SparcFaultBase::name() const =0gem5::FaultBasepure virtual
NumLevels enum valuegem5::SparcISA::SparcFaultBase
P enum valuegem5::SparcISA::SparcFaultBase
priority()gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >inlinevirtual
Privileged enum valuegem5::SparcISA::SparcFaultBase
PrivilegeLevel enum namegem5::SparcISA::SparcFaultBase
PrivilegeLevelSpec typedefgem5::SparcISA::SparcFaultBase
SH enum valuegem5::SparcISA::SparcFaultBase
ShouldntHappen enum valuegem5::SparcISA::SparcFaultBase
trapType()gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >inlinevirtual
U enum valuegem5::SparcISA::SparcFaultBase
User enum valuegem5::SparcISA::SparcFaultBase
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protectedstatic
vals("power_on_reset", 0x001, 0, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("watch_dog_reset", 0x002, 120, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("externally_initiated_reset", 0x003, 110, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("software_initiated_reset", 0x004, 130, {{SH, SH, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("RED_state_exception", 0x005, 1, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("store_error", 0x007, 201, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("instruction_access_exception", 0x008, 300, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("instruction_access_error", 0x00A, 400, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("illegal_instruction", 0x010, 620, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("privileged_opcode", 0x011, 700, {{P, SH, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fp_disabled", 0x020, 800, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fp_disabled", 0x020, 800, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fp_exception_ieee_754", 0x021, 1110, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fp_exception_other", 0x022, 1110, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("tag_overflow", 0x023, 1400, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("clean_window", 0x024, 1010, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("division_by_zero", 0x028, 1500, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("internal_processor_error", 0x029, 4, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("instruction_invalid_tsb_entry", 0x02A, 210, {{H, H, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("data_invalid_tsb_entry", 0x02B, 1203, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("data_access_exception", 0x030, 1201, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("data_access_error", 0x032, 1210, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("data_access_protection", 0x033, 1207, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("mem_address_not_aligned", 0x034, 1020, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("LDDF_mem_address_not_aligned", 0x035, 1010, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("STDF_mem_address_not_aligned", 0x036, 1010, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("privileged_action", 0x037, 1110, {{H, H, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("LDQF_mem_address_not_aligned", 0x038, 1010, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("STQF_mem_address_not_aligned", 0x039, 1010, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("instruction_real_translation_miss", 0x03E, 208, {{H, H, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("data_real_translation_miss", 0x03F, 1203, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("interrupt_level_n", 0x040, 0, {{P, P, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("hstick_match", 0x05E, 1601, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("trap_level_zero", 0x05F, 202, {{H, H, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("interrupt_vector", 0x060, 2630, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("PA_watchpoint", 0x061, 1209, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("VA_watchpoint", 0x062, 1120, {{P, P, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fast_instruction_access_MMU_miss", 0x064, 208, {{H, H, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fast_data_access_MMU_miss", 0x068, 1203, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fast_data_access_protection", 0x06C, 1207, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("instruction_break", 0x076, 610, {{H, H, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("cpu_mondo", 0x07C, 1608, {{P, P, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("dev_mondo", 0x07D, 1611, {{P, P, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("resume_error", 0x07E, 3330, {{P, P, SH}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("spill_n_normal", 0x080, 900, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("spill_n_other", 0x0A0, 900, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fill_n_normal", 0x0C0, 900, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("fill_n_other", 0x0E0, 900, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
vals("trap_instruction", 0x100, 1602, {{P, P, H}})gem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
valsgem5::SparcISA::SparcFault< LDDFMemAddressNotAligned >protected
~FaultBase()gem5::FaultBaseinlinevirtual

Generated on Wed May 4 2022 12:15:54 for gem5 by doxygen 1.8.17