gem5  v22.0.0.2
smmu_v3_events.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014, 2018-2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_SMMU_V3_EVENTS_HH__
39 #define __DEV_ARM_SMMU_V3_EVENTS_HH__
40 
41 #include <base/types.hh>
42 #include <sim/eventq.hh>
43 
44 namespace gem5
45 {
46 
47 class SMMUv3DeviceInterface;
48 
50 {
51  private:
53 
54  public:
56  : smmuIfc(ifc)
57  {}
58 
59  void process();
60 
61  const std::string name() const;
62 
63  const char *description() const
64  { return "DeviceRetryEvent"; }
65 };
66 
67 } // namespace gem5
68 
69 #endif /* __DEV_ARM_SMMU_V3_EVENTS_HH__ */
gem5::SMMUDeviceRetryEvent::smmuIfc
SMMUv3DeviceInterface & smmuIfc
Definition: smmu_v3_events.hh:52
gem5::SMMUDeviceRetryEvent::SMMUDeviceRetryEvent
SMMUDeviceRetryEvent(SMMUv3DeviceInterface &ifc)
Definition: smmu_v3_events.hh:55
gem5::SMMUDeviceRetryEvent::description
const char * description() const
Return a C string describing the event.
Definition: smmu_v3_events.hh:63
gem5::Event
Definition: eventq.hh:251
gem5::SMMUDeviceRetryEvent::name
const std::string name() const
Definition: smmu_v3_events.cc:52
gem5::SMMUDeviceRetryEvent::process
void process()
Definition: smmu_v3_events.cc:46
gem5::SMMUv3DeviceInterface
Definition: smmu_v3_deviceifc.hh:58
types.hh
gem5::SMMUDeviceRetryEvent
Definition: smmu_v3_events.hh:49
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
eventq.hh

Generated on Thu Jul 28 2022 13:32:30 for gem5 by doxygen 1.8.17