#include <op_encodings.hh>

Inheritance diagram for Gcn3ISA::Inst_MUBUF:

Classes
struct	BufferRsrcDescriptor

Public Member Functions
	Inst_MUBUF (InFmt_MUBUF *, const std::string &opcode)

	~Inst_MUBUF ()

int	instSize () const override

void	generateDisassembly () override

bool	isScalarRegister (int opIdx) override

bool	isVectorRegister (int opIdx) override

int	getRegisterIndex (int opIdx, GPUDynInstPtr gpuDynInst) override

Public Member Functions inherited from Gcn3ISA::GCN3GPUStaticInst
	GCN3GPUStaticInst (const std::string &opcode)

	~GCN3GPUStaticInst ()

bool	isFlatScratchRegister (int opIdx) override

bool	isExecMaskRegister (int opIdx) override

bool	isSrcOperand (int opIdx) override

bool	isDstOperand (int opIdx) override

int	getOperandSize (int opIdx) override

int	coalescerTokenCount () const override
	Return the number of tokens needed by the coalescer. More...

ScalarRegU32	srcLiteral () const override

Public Member Functions inherited from GPUStaticInst
	GPUStaticInst (const std::string &opcode)

void	instAddr (int inst_addr)

int	instAddr () const

int	nextInstAddr () const

void	instNum (int num)

int	instNum ()

void	ipdInstNum (int num)

int	ipdInstNum () const

virtual void	execute (GPUDynInstPtr gpuDynInst)=0

const std::string &	disassemble ()

virtual int	getNumOperands ()=0

virtual bool	isCondRegister (int operandIndex)=0

virtual int	numDstRegOperands ()=0

virtual int	numSrcRegOperands ()=0

virtual bool	isValid () const =0

bool	isALU () const

bool	isBranch () const

bool	isNop () const

bool	isReturn () const

bool	isUnconditionalJump () const

bool	isSpecialOp () const

bool	isWaitcnt () const

bool	isBarrier () const

bool	isMemFence () const

bool	isMemRef () const

bool	isFlat () const

bool	isLoad () const

bool	isStore () const

bool	isAtomic () const

bool	isAtomicNoRet () const

bool	isAtomicRet () const

bool	isScalar () const

bool	readsSCC () const

bool	writesSCC () const

bool	readsVCC () const

bool	writesVCC () const

bool	isAtomicAnd () const

bool	isAtomicOr () const

bool	isAtomicXor () const

bool	isAtomicCAS () const

bool	isAtomicExch () const

bool	isAtomicAdd () const

bool	isAtomicSub () const

bool	isAtomicInc () const

bool	isAtomicDec () const

bool	isAtomicMax () const

bool	isAtomicMin () const

bool	isArgLoad () const

bool	isGlobalMem () const

bool	isLocalMem () const

bool	isArgSeg () const

bool	isGlobalSeg () const

bool	isGroupSeg () const

bool	isKernArgSeg () const

bool	isPrivateSeg () const

bool	isReadOnlySeg () const

bool	isSpillSeg () const

bool	isWorkitemScope () const

bool	isWavefrontScope () const

bool	isWorkgroupScope () const

bool	isDeviceScope () const

bool	isSystemScope () const

bool	isNoScope () const

bool	isRelaxedOrder () const

bool	isAcquire () const

bool	isRelease () const

bool	isAcquireRelease () const

bool	isNoOrder () const

bool	isGloballyCoherent () const
	Coherence domain of a memory instruction. More...

bool	isSystemCoherent () const

virtual void	initiateAcc (GPUDynInstPtr gpuDynInst)

virtual void	completeAcc (GPUDynInstPtr gpuDynInst)

virtual uint32_t	getTargetPc ()

void	setFlag (Flags flag)

virtual void	execLdAcq (GPUDynInstPtr gpuDynInst)

virtual void	execSt (GPUDynInstPtr gpuDynInst)

virtual void	execAtomic (GPUDynInstPtr gpuDynInst)

virtual void	execAtomicAcq (GPUDynInstPtr gpuDynInst)

Protected Member Functions
template<typename T >
void	initMemRead (GPUDynInstPtr gpuDynInst)

template<typename T >
void	initMemWrite (GPUDynInstPtr gpuDynInst)

void	injectGlobalMemFence (GPUDynInstPtr gpuDynInst)

template<typename VOFF , typename VIDX , typename SRSRC , typename SOFF >
void	calcAddr (GPUDynInstPtr gpuDynInst, VOFF v_off, VIDX v_idx, SRSRC s_rsrc_desc, SOFF s_offset, int inst_offset)
	MUBUF insructions calculate their addresses as follows: More...

Protected Member Functions inherited from Gcn3ISA::GCN3GPUStaticInst
void	panicUnimplemented () const

Protected Attributes
InFmt_MUBUF	instData

InFmt_MUBUF_1	extData

Protected Attributes inherited from Gcn3ISA::GCN3GPUStaticInst
ScalarRegU32	_srcLiteral
	if the instruction has a src literal - an immediate value that is part of the instruction stream - we store that here More...

Protected Attributes inherited from GPUStaticInst
const std::string	opcode

std::string	disassembly

int	_instNum

int	_instAddr

int	_ipdInstNum
	Identifier of the immediate post-dominator instruction. More...

std::bitset< Num_Flags >	_flags

Additional Inherited Members
Public Attributes inherited from GPUStaticInst
Enums::StorageClassType	executed_as

Static Public Attributes inherited from GPUStaticInst
static uint64_t	dynamic_id_count

Detailed Description

Definition at line 530 of file op_encodings.hh.

Constructor & Destructor Documentation

◆ Inst_MUBUF()

Gcn3ISA::Inst_MUBUF::Inst_MUBUF	(	InFmt_MUBUF *	iFmt,
		const std::string &	opcode
	)

Definition at line 1862 of file op_encodings.cc.

References Gcn3ISA::GCN3GPUStaticInst::_srcLiteral, extData, Gcn3ISA::InFmt_MUBUF::GLC, instData, GPUStaticInst::setFlag(), and Gcn3ISA::InFmt_MUBUF::SLC.

◆ ~Inst_MUBUF()

Gcn3ISA::Inst_MUBUF::~Inst_MUBUF ( )

Definition at line 1878 of file op_encodings.cc.

Member Function Documentation

◆ calcAddr()

template<typename VOFF , typename VIDX , typename SRSRC , typename SOFF >

void Gcn3ISA::Inst_MUBUF::calcAddr	(	GPUDynInstPtr	gpuDynInst,
		VOFF	v_off,
		VIDX	v_idx,
		SRSRC	s_rsrc_desc,
		SOFF	s_offset,
		int	inst_offset
	)

inlineprotected

MUBUF insructions calculate their addresses as follows:

index = (IDXEN ? vgpr_idx : 0) + (const_add_tid_en ? TID : 0) offset = (OFFEN ? vgpr_off : 0) + inst_off

/ ====================== LINEAR ADDRESSING ====================== / VADDR = base + sgpr_off + offset + stride * index

/ ===================== SWIZZLED ADDRESSING ===================== / index_msb = index / const_index_stride index_lsb = index % const_index_stride offset_msb = offset / const_element_size offset_lsb = offset % const_element_size buffer_offset = ((index_msb * stride + offset_msb * const_element_size) * const_index_stride + index_lsb * const_element_size + offset_lsb)

VADDR = base + sgpr_off + buffer_offset

first we calculate the buffer's index and offset. these will be used for either linear or swizzled buffers.

Definition at line 653 of file op_encodings.hh.

References Gcn3ISA::NumVecElemPerVecReg(), ArmISA::stride, and MipsISA::vaddr.

Referenced by Gcn3ISA::Inst_MUBUF__BUFFER_STORE_DWORD::execute().