gem5
v20.0.0.2
|
#include <tlb.hh>
Public Types | |
typedef RiscvTLBParams | Params |
![]() | |
enum | Mode { Read, Write, Execute } |
![]() | |
typedef SimObjectParams | Params |
Public Member Functions | |
TLB (const Params *p) | |
Walker * | getWalker () |
void | takeOverFrom (BaseTLB *otlb) override |
Take over from an old tlb context. More... | |
TlbEntry * | insert (Addr vpn, const TlbEntry &entry) |
void | flushAll () override |
Remove all entries from the TLB. More... | |
void | demapPage (Addr vaddr, uint64_t asn) override |
Fault | checkPermissions (STATUS status, PrivilegeMode pmode, Addr vaddr, Mode mode, PTESv39 pte) |
Fault | createPagefault (Addr vaddr, Mode mode) |
PrivilegeMode | getMemPriv (ThreadContext *tc, Mode mode) |
void | serialize (CheckpointOut &cp) const override |
Serialize an object. More... | |
void | unserialize (CheckpointIn &cp) override |
Unserialize an object. More... | |
void | regStats () override |
Callback to set stat parameters. More... | |
Addr | translateWithTLB (Addr vaddr, uint16_t asid, Mode mode) |
Fault | translateAtomic (const RequestPtr &req, ThreadContext *tc, Mode mode) override |
void | translateTiming (const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode) override |
Fault | translateFunctional (const RequestPtr &req, ThreadContext *tc, Mode mode) override |
Fault | finalizePhysical (const RequestPtr &req, ThreadContext *tc, Mode mode) const override |
Do post-translation physical address finalization. More... | |
![]() | |
virtual Port * | getTableWalkerPort () |
Get the table walker port if present. More... | |
void | memInvalidate () |
Invalidate the contents of memory buffers. More... | |
![]() | |
virtual | ~SimObject () |
virtual const std::string | name () const |
virtual void | init () |
init() is called after all C++ SimObjects have been created and all ports are connected. More... | |
virtual void | loadState (CheckpointIn &cp) |
loadState() is called on each SimObject when restoring from a checkpoint. More... | |
virtual void | initState () |
initState() is called on each SimObject when not restoring from a checkpoint. More... | |
virtual void | regProbePoints () |
Register probe points for this object. More... | |
virtual void | regProbeListeners () |
Register probe listeners for this object. More... | |
ProbeManager * | getProbeManager () |
Get the probe manager for this object. More... | |
virtual Port & | getPort (const std::string &if_name, PortID idx=InvalidPortID) |
Get a port with a given name and index. More... | |
virtual void | startup () |
startup() is the final initialization call before simulation. More... | |
DrainState | drain () override |
Provide a default implementation of the drain interface for objects that don't need draining. More... | |
virtual void | memWriteback () |
Write back dirty buffers to memory using functional writes. More... | |
void | serialize (CheckpointOut &cp) const override |
Serialize an object. More... | |
void | unserialize (CheckpointIn &cp) override |
Unserialize an object. More... | |
const Params * | params () const |
SimObject (const Params *_params) | |
![]() | |
EventQueue * | eventQueue () const |
void | schedule (Event &event, Tick when) |
void | deschedule (Event &event) |
void | reschedule (Event &event, Tick when, bool always=false) |
void | schedule (Event *event, Tick when) |
void | deschedule (Event *event) |
void | reschedule (Event *event, Tick when, bool always=false) |
void | wakeupEventQueue (Tick when=(Tick) -1) |
void | setCurTick (Tick newVal) |
EventManager (EventManager &em) | |
EventManager (EventManager *em) | |
EventManager (EventQueue *eq) | |
![]() | |
Serializable () | |
virtual | ~Serializable () |
void | serializeSection (CheckpointOut &cp, const char *name) const |
Serialize an object into a new section. More... | |
void | serializeSection (CheckpointOut &cp, const std::string &name) const |
void | unserializeSection (CheckpointIn &cp, const char *name) |
Unserialize an a child object. More... | |
void | unserializeSection (CheckpointIn &cp, const std::string &name) |
![]() | |
DrainState | drainState () const |
Return the current drain state of an object. More... | |
virtual void | notifyFork () |
Notify a child process of a fork. More... | |
![]() | |
Group (Group *parent, const char *name=nullptr) | |
Construct a new statistics group. More... | |
virtual | ~Group () |
virtual void | resetStats () |
Callback to reset stats. More... | |
virtual void | preDumpStats () |
Callback before stats are dumped. More... | |
void | addStat (Stats::Info *info) |
Register a stat with this group. More... | |
const std::map< std::string, Group * > & | getStatGroups () const |
Get all child groups associated with this object. More... | |
const std::vector< Info * > & | getStats () const |
Get all stats associated with this object. More... | |
void | addStatGroup (const char *name, Group *block) |
Add a stat block as a child of this block. More... | |
const Info * | resolveStat (std::string name) const |
Resolve a stat by its name within this group. More... | |
Group ()=delete | |
Group (const Group &)=delete | |
Group & | operator= (const Group &)=delete |
Protected Attributes | |
size_t | size |
std::vector< TlbEntry > | tlb |
TlbEntryTrie | trie |
EntryList | freeList |
uint64_t | lruSeq |
Walker * | walker |
Stats::Scalar | read_hits |
Stats::Scalar | read_misses |
Stats::Scalar | read_acv |
Stats::Scalar | read_accesses |
Stats::Scalar | write_hits |
Stats::Scalar | write_misses |
Stats::Scalar | write_acv |
Stats::Scalar | write_accesses |
Stats::Formula | hits |
Stats::Formula | misses |
Stats::Formula | accesses |
![]() | |
const SimObjectParams * | _params |
Cached copy of the object parameters. More... | |
![]() | |
EventQueue * | eventq |
A pointer to this object's event queue. More... | |
Private Types | |
typedef std::list< TlbEntry * > | EntryList |
Private Member Functions | |
uint64_t | nextSeq () |
TlbEntry * | lookup (Addr vpn, uint16_t asid, Mode mode, bool hidden) |
void | evictLRU () |
void | remove (size_t idx) |
Fault | translate (const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayed) |
Fault | doTranslate (const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayed) |
Additional Inherited Members | |
![]() | |
static void | serializeAll (CheckpointOut &cp) |
Serialize all SimObjects in the system. More... | |
static SimObject * | find (const char *name) |
Find the SimObject with the given name and return a pointer to it. More... | |
![]() | |
static const std::string & | currentSection () |
Gets the fully-qualified name of the active section. More... | |
static void | serializeAll (const std::string &cpt_dir) |
static void | unserializeGlobals (CheckpointIn &cp) |
![]() | |
BaseTLB (const Params *p) | |
![]() | |
Drainable () | |
virtual | ~Drainable () |
virtual void | drainResume () |
Resume execution after a successful drain. More... | |
void | signalDrainDone () const |
Signal that an object is drained. More... | |
|
private |
typedef RiscvTLBParams RiscvISA::TLB::Params |
TLB::TLB | ( | const Params * | p | ) |
Definition at line 68 of file tlb.cc.
References freeList, RiscvISA::Walker::setTLB(), size, tlb, walker, and RiscvISA::x.
Referenced by regStats().
Fault TLB::checkPermissions | ( | STATUS | status, |
PrivilegeMode | pmode, | ||
Addr | vaddr, | ||
Mode | mode, | ||
PTESv39 | pte | ||
) |
Definition at line 216 of file tlb.cc.
References createPagefault(), DPRINTF, BaseTLB::Execute, NoFault, RiscvISA::PRV_S, RiscvISA::PRV_U, BaseTLB::Read, and BaseTLB::Write.
Referenced by doTranslate(), and takeOverFrom().
Definition at line 250 of file tlb.cc.
References RiscvISA::INST_PAGE, RiscvISA::LOAD_PAGE, BaseTLB::Read, RiscvISA::STORE_PAGE, RiscvISA::vaddr, and BaseTLB::Write.
Referenced by checkPermissions(), and takeOverFrom().
|
overridevirtual |
Implements BaseTLB.
Definition at line 166 of file tlb.cc.
References RiscvISA::asid, DPRINTF, flushAll(), RiscvISA::i, lookup(), RiscvISA::mask, size, tlb, and RiscvISA::vaddr.
Referenced by takeOverFrom().
|
private |
Definition at line 271 of file tlb.cc.
References checkPermissions(), DPRINTF, ArmISA::e, getMemPriv(), RiscvISA::TlbEntry::logBytes, lookup(), RiscvISA::mask, RiscvISA::MISCREG_SATP, RiscvISA::MISCREG_STATUS, NoFault, RiscvISA::TlbEntry::paddr, RiscvISA::PageShift, RiscvISA::TlbEntry::pte, ThreadContext::readMiscReg(), RiscvISA::Walker::start(), ArmISA::status, RiscvISA::vaddr, RiscvISA::VADDR_BITS, walker, and BaseTLB::Write.
Referenced by nextSeq(), and translate().
|
private |
|
overridevirtual |
Do post-translation physical address finalization.
This method is used by some architectures that need post-translation massaging of physical addresses. For example, X86 uses this to remap physical addresses in the APIC range to a range of physical memory not normally available to real x86 implementations.
req | Request to updated in-place. |
tc | Thread context that created the request. |
mode | Request type (read/write/execute). |
Implements BaseTLB.
Definition at line 455 of file tlb.cc.
References NoFault.
Referenced by takeOverFrom().
|
overridevirtual |
Remove all entries from the TLB.
Implements BaseTLB.
Definition at line 193 of file tlb.cc.
References DPRINTF, RiscvISA::i, size, and tlb.
Referenced by demapPage(), and takeOverFrom().
PrivilegeMode TLB::getMemPriv | ( | ThreadContext * | tc, |
Mode | mode | ||
) |
Definition at line 318 of file tlb.cc.
References RiscvISA::MISCREG_PRV, RiscvISA::MISCREG_STATUS, ThreadContext::readMiscReg(), and ArmISA::status.
Referenced by RiscvISA::RemoteGDB::acc(), doTranslate(), takeOverFrom(), translate(), and translateFunctional().
Walker * TLB::getWalker | ( | ) |
Definition at line 81 of file tlb.cc.
References walker.
Referenced by RiscvISA::RemoteGDB::acc(), and translateFunctional().
Definition at line 136 of file tlb.cc.
References RiscvISA::TlbEntry::asid, buildKey(), DPRINTF, evictLRU(), freeList, Trie< Key, Value >::insert(), RiscvISA::TlbEntry::logBytes, lookup(), RiscvISA::TlbEntry::lruSeq, Trie< Addr, TlbEntry >::MaxBits, nextSeq(), RiscvISA::TlbEntry::paddr, RiscvISA::TlbEntry::pte, RiscvISA::TlbEntry::size(), and trie.
Referenced by takeOverFrom().
Definition at line 102 of file tlb.cc.
References buildKey(), DPRINTF, Trie< Key, Value >::lookup(), RiscvISA::TlbEntry::lruSeq, nextSeq(), RiscvISA::TlbEntry::paddr, read_accesses, read_hits, read_misses, trie, BaseTLB::Write, write_accesses, write_hits, and write_misses.
Referenced by demapPage(), doTranslate(), insert(), nextSeq(), and translateWithTLB().
|
inlineprivate |
Definition at line 115 of file tlb.hh.
References doTranslate(), evictLRU(), lookup(), lruSeq, and translate().
|
overridevirtual |
Callback to set stat parameters.
This callback is typically used for complex stats (e.g., distributions) that need parameters in addition to a name and a description. Stat names and descriptions should typically be set from the constructor usingo from the constructor using the ADD_STAT macro.
Reimplemented from Stats::Group.
Definition at line 500 of file tlb.cc.
References accesses, Stats::DataWrap< Derived, InfoProxyType >::desc(), hits, misses, SimObject::name(), Stats::DataWrap< Derived, InfoProxyType >::name(), read_accesses, read_hits, read_misses, Stats::Group::regStats(), TLB(), write_accesses, write_hits, and write_misses.
Referenced by takeOverFrom().
|
private |
Definition at line 203 of file tlb.cc.
References RiscvISA::asid, DPRINTF, freeList, Trie< Key, Value >::remove(), size, tlb, trie, and RiscvISA::vaddr.
|
overridevirtual |
Serialize an object.
Output an object's state into the current checkpoint section.
cp | Checkpoint state |
Implements Serializable.
Definition at line 462 of file tlb.cc.
References csprintf(), freeList, lruSeq, SERIALIZE_SCALAR, size, tlb, and RiscvISA::x.
Referenced by takeOverFrom().
|
inlineoverridevirtual |
Take over from an old tlb context.
Implements BaseTLB.
Definition at line 85 of file tlb.hh.
References RiscvISA::asid, checkPermissions(), createPagefault(), demapPage(), finalizePhysical(), flushAll(), getMemPriv(), insert(), RiscvISA::mode, regStats(), serialize(), ArmISA::status, translateAtomic(), translateFunctional(), translateTiming(), translateWithTLB(), unserialize(), and RiscvISA::vaddr.
|
private |
we simply set the virtual address to physical address
Definition at line 328 of file tlb.cc.
References bits(), doTranslate(), FullSystem, getMemPriv(), ThreadContext::getProcessPtr(), RiscvISA::INST_ACCESS, RiscvISA::LOAD_ACCESS, RiscvISA::MISCREG_SATP, NoFault, RiscvISA::p, Request::PHYSICAL, RiscvISA::PRV_M, Process::pTable, BaseTLB::Read, ThreadContext::readMiscReg(), RiscvISA::STORE_ACCESS, EmulationPageTable::translate(), and BaseTLB::Write.
Referenced by nextSeq(), translateAtomic(), and translateTiming().
|
overridevirtual |
Implements BaseTLB.
Definition at line 388 of file tlb.cc.
References translate().
Referenced by takeOverFrom().
|
overridevirtual |
Reimplemented from BaseTLB.
Definition at line 408 of file tlb.cc.
References DPRINTF, BaseTLB::Execute, Process::fixupFault(), FullSystem, ThreadContext::getDTBPtr(), getMemPriv(), ThreadContext::getProcessPtr(), getWalker(), EmulationPageTable::lookup(), RiscvISA::mask, RiscvISA::MISCREG_SATP, NoFault, EmulationPageTable::Entry::paddr, EmulationPageTable::pageOffset(), RiscvISA::PRV_M, Process::pTable, ThreadContext::readMiscReg(), RiscvISA::Walker::startFunctional(), tlb, RiscvISA::vaddr, and walker.
Referenced by takeOverFrom().
|
overridevirtual |
Implements BaseTLB.
Definition at line 395 of file tlb.cc.
References BaseTLB::Translation::finish(), BaseTLB::Translation::markDelayed(), and translate().
Referenced by takeOverFrom().
Definition at line 263 of file tlb.cc.
References ArmISA::e, RiscvISA::TlbEntry::logBytes, lookup(), RiscvISA::mask, RiscvISA::TlbEntry::paddr, and RiscvISA::PageShift.
Referenced by takeOverFrom().
|
overridevirtual |
Unserialize an object.
Read an object's state from the current checkpoint section.
cp | Checkpoint state |
Implements Serializable.
Definition at line 477 of file tlb.cc.
References RiscvISA::TlbEntry::asid, buildKey(), csprintf(), fatal, freeList, Trie< Key, Value >::insert(), RiscvISA::TlbEntry::logBytes, lruSeq, Trie< Addr, TlbEntry >::MaxBits, size, trie, RiscvISA::TlbEntry::trieHandle, UNSERIALIZE_SCALAR, Serializable::unserializeSection(), RiscvISA::TlbEntry::vaddr, and RiscvISA::x.
Referenced by takeOverFrom().
|
protected |
Definition at line 77 of file tlb.hh.
Referenced by regStats().
|
protected |
Definition at line 62 of file tlb.hh.
Referenced by insert(), remove(), serialize(), TLB(), and unserialize().
|
protected |
Definition at line 75 of file tlb.hh.
Referenced by regStats().
|
protected |
Definition at line 63 of file tlb.hh.
Referenced by evictLRU(), nextSeq(), serialize(), and unserialize().
|
protected |
Definition at line 76 of file tlb.hh.
Referenced by regStats().
|
mutableprotected |
Definition at line 70 of file tlb.hh.
Referenced by lookup(), and regStats().
|
mutableprotected |
|
mutableprotected |
Definition at line 67 of file tlb.hh.
Referenced by lookup(), and regStats().
|
mutableprotected |
Definition at line 68 of file tlb.hh.
Referenced by lookup(), and regStats().
|
protected |
Definition at line 59 of file tlb.hh.
Referenced by demapPage(), evictLRU(), flushAll(), remove(), serialize(), TLB(), and unserialize().
|
protected |
Definition at line 60 of file tlb.hh.
Referenced by demapPage(), evictLRU(), flushAll(), remove(), serialize(), TLB(), and translateFunctional().
|
protected |
|
protected |
Definition at line 65 of file tlb.hh.
Referenced by doTranslate(), getWalker(), TLB(), and translateFunctional().
|
mutableprotected |
Definition at line 74 of file tlb.hh.
Referenced by lookup(), and regStats().
|
mutableprotected |
|
mutableprotected |
Definition at line 71 of file tlb.hh.
Referenced by lookup(), and regStats().
|
mutableprotected |
Definition at line 72 of file tlb.hh.
Referenced by lookup(), and regStats().