gem5
v20.0.0.2
Main Page
Related Pages
Modules
+
Namespaces
Namespace List
+
Namespace Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
m
n
o
p
r
s
t
u
v
w
x
+
Enumerations
a
b
c
d
e
f
i
l
m
o
p
r
s
t
v
x
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Classes
Class List
Class Index
Class Hierarchy
+
Class Members
+
All
:
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Functions
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
y
+
Enumerations
a
b
c
d
e
f
g
h
i
l
m
o
p
r
s
t
u
w
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Related Functions
:
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Files
File List
+
File Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
z
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
+
Typedefs
_
a
b
c
d
e
f
g
h
i
l
m
n
o
p
q
r
s
t
u
v
w
+
Enumerations
_
a
b
c
d
e
f
g
h
i
l
m
o
p
r
s
t
v
w
+
Enumerator
_
a
b
c
d
e
f
g
h
i
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Macros
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
•
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Modules
Pages
arch
hsail
gpu_isa.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its contributors
18
* may be used to endorse or promote products derived from this software
19
* without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*/
33
34
#ifndef __ARCH_HSAIL_GPU_ISA_HH__
35
#define __ARCH_HSAIL_GPU_ISA_HH__
36
37
#include <cstdint>
38
39
#include "
arch/hsail/gpu_types.hh
"
40
#include "
base/logging.hh
"
41
#include "
base/types.hh
"
42
#include "
gpu-compute/misc.hh
"
43
44
namespace
HsailISA
45
{
46
class
GPUISA
47
{
48
public
:
49
GPUISA
()
50
{
51
}
52
53
void
54
writeMiscReg
(
int
opIdx,
RegVal
operandVal)
55
{
56
fatal
(
"HSAIL does not implement misc registers yet\n"
);
57
}
58
59
RegVal
60
readMiscReg
(
int
opIdx)
const
61
{
62
fatal
(
"HSAIL does not implement misc registers yet\n"
);
63
}
64
65
bool
hasScalarUnit
()
const
{
return
false
; }
66
67
uint32_t
68
advancePC
(uint32_t old_pc,
GPUDynInstPtr
gpuDynInst)
69
{
70
return
old_pc +
sizeof
(
RawMachInst
);
71
}
72
};
73
}
74
75
#endif // __ARCH_HSAIL_GPU_ISA_HH__
logging.hh
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition:
logging.hh:171
HsailISA::GPUISA::hasScalarUnit
bool hasScalarUnit() const
Definition:
gpu_isa.hh:65
RegVal
uint64_t RegVal
Definition:
types.hh:166
HsailISA::GPUISA::readMiscReg
RegVal readMiscReg(int opIdx) const
Definition:
gpu_isa.hh:60
GPUDynInstPtr
std::shared_ptr< GPUDynInst > GPUDynInstPtr
Definition:
misc.hh:46
gpu_types.hh
misc.hh
types.hh
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
HsailISA
Definition:
gpu_decoder.hh:51
HsailISA::GPUISA
Definition:
gpu_isa.hh:46
HsailISA::GPUISA::GPUISA
GPUISA()
Definition:
gpu_isa.hh:49
HsailISA::GPUISA::advancePC
uint32_t advancePC(uint32_t old_pc, GPUDynInstPtr gpuDynInst)
Definition:
gpu_isa.hh:68
HsailISA::GPUISA::writeMiscReg
void writeMiscReg(int opIdx, RegVal operandVal)
Definition:
gpu_isa.hh:54
HsailISA::RawMachInst
uint32_t RawMachInst
Definition:
gpu_types.hh:54
Generated on Mon Jun 8 2020 15:34:40 for gem5 by
doxygen
1.8.13