gem5  v20.0.0.2
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
mem_checker_monitor.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2014 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __MEM_MEM_CHECKER_MONITOR_HH__
39 #define __MEM_MEM_CHECKER_MONITOR_HH__
40 
41 #include "base/statistics.hh"
42 #include "mem/mem_checker.hh"
43 #include "params/MemCheckerMonitor.hh"
44 #include "sim/sim_object.hh"
45 #include "sim/system.hh"
46 
51 {
52  public:
53 
55  typedef MemCheckerMonitorParams Params;
56  const Params* params() const
57  { return reinterpret_cast<const Params*>(_params); }
58 
64  MemCheckerMonitor(Params* params);
65 
68 
69  Port &getPort(const std::string &if_name,
70  PortID idx=InvalidPortID) override;
71 
72  void init() override;
73 
74  private:
75 
77  {
79  : serial(_serial)
80  {}
81 
83  };
84 
92  {
93 
94  public:
95 
96  MonitorMasterPort(const std::string& _name, MemCheckerMonitor& _mon)
97  : MasterPort(_name, &_mon), mon(_mon)
98  { }
99 
100  protected:
101 
103  {
104  mon.recvFunctionalSnoop(pkt);
105  }
106 
108  {
109  return mon.recvAtomicSnoop(pkt);
110  }
111 
113  {
114  return mon.recvTimingResp(pkt);
115  }
116 
118  {
119  mon.recvTimingSnoopReq(pkt);
120  }
121 
123  {
124  mon.recvRangeChange();
125  }
126 
127  bool isSnooping() const
128  {
129  return mon.isSnooping();
130  }
131 
133  {
134  mon.recvReqRetry();
135  }
136 
137  private:
138 
140 
141  };
142 
145 
153  {
154 
155  public:
156 
157  MonitorSlavePort(const std::string& _name, MemCheckerMonitor& _mon)
158  : SlavePort(_name, &_mon), mon(_mon)
159  { }
160 
161  protected:
162 
164  {
165  mon.recvFunctional(pkt);
166  }
167 
169  {
170  return mon.recvAtomic(pkt);
171  }
172 
174  {
175  return mon.recvTimingReq(pkt);
176  }
177 
179  {
180  return mon.recvTimingSnoopResp(pkt);
181  }
182 
184  {
185  return mon.getAddrRanges();
186  }
187 
189  {
190  mon.recvRespRetry();
191  }
192 
193  private:
194 
196 
197  };
198 
201 
202  void recvFunctional(PacketPtr pkt);
203 
204  void recvFunctionalSnoop(PacketPtr pkt);
205 
207 
209 
210  bool recvTimingReq(PacketPtr pkt);
211 
212  bool recvTimingResp(PacketPtr pkt);
213 
214  void recvTimingSnoopReq(PacketPtr pkt);
215 
216  bool recvTimingSnoopResp(PacketPtr pkt);
217 
219 
220  bool isSnooping() const;
221 
222  void recvReqRetry();
223 
224  void recvRespRetry();
225 
226  void recvRangeChange();
227 
228  bool warnOnly;
229 
231 };
232 
233 #endif //__MEM_MEM_CHECKER_MONITOR_HH__
A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...
Definition: port.hh:71
~MemCheckerMonitor()
Destructor.
Ports are used to interface objects to each other.
Definition: port.hh:56
Tick recvAtomicSnoop(PacketPtr pkt)
bool recvTimingReq(PacketPtr pkt)
MonitorSlavePort(const std::string &_name, MemCheckerMonitor &_mon)
const PortID InvalidPortID
Definition: types.hh:236
AddrRangeList getAddrRanges() const
Get a list of the non-overlapping address ranges the owner is responsible for.
void init() override
init() is called after all C++ SimObjects have been created and all ports are connected.
MemCheckerMonitorSenderState(MemChecker::Serial _serial)
Port & getPort(const std::string &if_name, PortID idx=InvalidPortID) override
Get a port with a given name and index.
bool isSnooping() const
Determine if this master port is snooping or not.
AddrRangeList getAddrRanges() const
Tick recvAtomic(PacketPtr pkt)
bool recvTimingReq(PacketPtr pkt)
Receive a timing request from the peer.
A SlavePort is a specialisation of a port.
Definition: port.hh:254
This is the master port of the communication monitor.
Declaration of Statistics objects.
uint64_t Serial
The Serial type is used to be able to uniquely identify a transaction as it passes through the system...
Definition: mem_checker.hh:77
MemCheckerMonitor(Params *params)
Constructor based on the Python params.
MonitorMasterPort masterPort
Instance of master port, facing the memory side.
MemChecker.
Definition: mem_checker.hh:69
uint64_t Tick
Tick count type.
Definition: types.hh:61
bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
MemCheckerMonitorParams Params
Parameters of memchecker monitor.
void recvTimingSnoopReq(PacketPtr pkt)
Receive a timing snoop request from the peer.
Tick recvAtomicSnoop(PacketPtr pkt)
Receive an atomic snoop request packet from our peer.
void recvFunctionalSnoop(PacketPtr pkt)
void recvRespRetry()
Called by the peer if sendTimingResp was called on this protocol (causing recvTimingResp to be called...
Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:249
void recvRangeChange()
Called to receive an address range change from the peer slave port.
Implements a MemChecker monitor, to be inserted between two ports.
MonitorSlavePort slavePort
Instance of slave port, i.e.
bool recvTimingSnoopResp(PacketPtr pkt)
Receive a timing snoop response from the peer.
A virtual base opaque structure used to hold state associated with the packet (e.g., an MSHR), specific to a SimObject that sees the packet.
Definition: packet.hh:397
const Params * params() const
void recvReqRetry()
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
void recvFunctionalSnoop(PacketPtr pkt)
Receive a functional snoop request packet from the peer.
void recvTimingSnoopReq(PacketPtr pkt)
const SimObjectParams * _params
Cached copy of the object parameters.
Definition: sim_object.hh:110
MonitorMasterPort(const std::string &_name, MemCheckerMonitor &_mon)
bool recvTimingSnoopResp(PacketPtr pkt)
void recvFunctional(PacketPtr pkt)
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:235
bool recvTimingResp(PacketPtr pkt)
void recvFunctional(PacketPtr pkt)
Receive a functional request packet from the peer.
This is the slave port of the communication monitor.
Abstract superclass for simulation objects.
Definition: sim_object.hh:92

Generated on Mon Jun 8 2020 15:45:12 for gem5 by doxygen 1.8.13