gem5
v20.1.0.0
systemc
tests
systemc
misc
examples
a2901
a2901_alu.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
a2901_alu.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
#ifndef A2901_ALU_H
39
#define A2901_ALU_H
40
41
#include "
common.h
"
42
43
SC_MODULE
( a2901_alu )
44
{
45
SC_HAS_PROCESS
( a2901_alu );
46
47
// inputs
48
const
sig9
& I;
49
const
sig4
&
RE
;
50
const
sig4
& S;
51
const
sig1
& C0;
52
53
// outputs
54
sig5
& R_ext;
55
sig5
& S_ext;
56
sig4
& F;
57
sig1
& OVR;
58
sig1
& C4;
59
sig1
& Pbar;
60
sig1
& Gbar;
61
sig1
& F3;
62
sig1
& F30;
63
64
// temporaries
65
int5
result;
66
int5
R_ext_v;
67
int5
S_ext_v;
68
int5
temp_p;
69
int5
temp_g;
70
71
// constructor
72
a2901_alu( sc_module_name,
73
const
sig9
&
I_
,
74
const
sig4
& RE_,
75
const
sig4
& S_,
76
const
sig1
& C0_,
77
sig5
& R_ext_,
78
sig5
& S_ext_,
79
sig4
& F_,
80
sig1
& OVR_,
81
sig1
& C4_,
82
sig1
& Pbar_,
83
sig1
& Gbar_,
84
sig1
& F3_,
85
sig1
& F30_ )
86
: I(
I_
),
87
RE
( RE_ ),
88
S( S_ ),
89
C0( C0_ ),
90
R_ext( R_ext_ ),
91
S_ext( S_ext_ ),
92
F( F_ ),
93
OVR( OVR_ ),
94
C4( C4_ ),
95
Pbar( Pbar_ ),
96
Gbar( Gbar_ ),
97
F3( F3_ ),
98
F30( F30_ )
99
{
100
SC_METHOD
( entry );
101
sensitive << I;
102
sensitive <<
RE
;
103
sensitive << S;
104
sensitive << C0;
105
}
106
107
void
entry();
108
};
109
110
#endif
111
sig4
sc_signal< int4 > sig4
Definition:
common.h:49
I_
@ I_
Definition:
CommonTypes.hh:42
sig1
sc_signal< int1 > sig1
Definition:
common.h:48
sig5
sc_signal< int5 > sig5
Definition:
common.h:50
SC_METHOD
#define SC_METHOD(name)
Definition:
sc_module.hh:299
X86ISA::RE
const uint8_t RE
Definition:
decoder_tables.cc:53
int5
sc_uint< 5 > int5
Definition:
common.h:45
sig9
sc_signal< int9 > sig9
Definition:
common.h:51
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition:
sc_module.hh:297
common.h
SC_MODULE
SC_MODULE(a2901_alu)
Definition:
a2901_alu.h:43
Generated on Wed Sep 30 2020 14:02:17 for gem5 by
doxygen
1.8.17