gem5  v20.1.0.0
ram.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  ram.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38 /* Filename ram.h */
39 /* This is the interface file for asynchronous process 'ram' */
40 
41 #include "common.h"
42 
43 SC_MODULE( ram )
44 {
45  SC_HAS_PROCESS( ram );
46 
47  const signal_bool_vector32& datain; //input
48  const sc_signal<bool>& cs; //input
49  const sc_signal<bool>& we; //input
50  const signal_bool_vector10& addr; //input
51  signal_bool_vector32& dataout; //output
52 
53  //Constructor
54  ram(sc_module_name NAME,
55  const signal_bool_vector32& DATAIN,
56  const sc_signal<bool>& CS,
57  const sc_signal<bool>& WE,
58  const signal_bool_vector10& ADDR,
59  signal_bool_vector32& DATAOUT)
60  : datain(DATAIN), cs(CS), we(WE),
61  addr(ADDR), dataout(DATAOUT)
62  {
63  SC_METHOD( entry );
64  sensitive << datain;
65  sensitive << cs;
66  sensitive << we;
67  sensitive << addr;
68  }
69 
70  // Process functionality in member function below
71  void entry();
72 };
73 
74 
signal_bool_vector10
sc_signal< sc_bv< 10 > > signal_bool_vector10
Definition: common.h:43
SC_MODULE
SC_MODULE(ram)
Definition: ram.h:43
X86ISA::CS
const uint8_t CS
Definition: decoder_tables.cc:43
SC_METHOD
#define SC_METHOD(name)
Definition: sc_module.hh:299
signal_bool_vector32
sc_signal< sc_bv< 32 > > signal_bool_vector32
Definition: common.h:44
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition: sc_module.hh:297
addr
ip6_addr_t addr
Definition: inet.hh:423
common.h

Generated on Wed Sep 30 2020 14:02:18 for gem5 by doxygen 1.8.17