|
gem5
v20.1.0.0
|
This is the complete list of members for ArmISA::TLB, including all inherited members.
| _attr | ArmISA::TLB | protected |
| _drainManager | Drainable | private |
| _drainState | Drainable | mutableprivate |
| _flushMva(Addr mva, uint64_t asn, bool secure_lookup, bool ignore_asn, ExceptionLevel target_el, bool in_host) | ArmISA::TLB | private |
| _params | SimObject | protected |
| aarch64 | ArmISA::TLB | protected |
| aarch64EL | ArmISA::TLB | protected |
| addStat(Stats::Info *info) | Stats::Group | |
| addStatGroup(const char *name, Group *block) | Stats::Group | |
| AlignByte enum value | ArmISA::TLB | |
| AlignDoubleWord enum value | ArmISA::TLB | |
| AlignHalfWord enum value | ArmISA::TLB | |
| AlignmentMask enum value | ArmISA::TLB | |
| AlignOctWord enum value | ArmISA::TLB | |
| AlignQuadWord enum value | ArmISA::TLB | |
| AlignWord enum value | ArmISA::TLB | |
| AllowUnaligned enum value | ArmISA::TLB | |
| ArmFlags enum name | ArmISA::TLB | |
| ArmTranslationType enum name | ArmISA::TLB | |
| asid | ArmISA::TLB | protected |
| BaseTLB(const Params *p) | BaseTLB | inlineprotected |
| checkPAN(ThreadContext *tc, uint8_t ap, const RequestPtr &req, Mode mode) | ArmISA::TLB | |
| checkPermissions(TlbEntry *te, const RequestPtr &req, Mode mode) | ArmISA::TLB | |
| checkPermissions64(TlbEntry *te, const RequestPtr &req, Mode mode, ThreadContext *tc) | ArmISA::TLB | |
| cpsr | ArmISA::TLB | protected |
| currentSection() | Serializable | static |
| curTranType | ArmISA::TLB | protected |
| dacr | ArmISA::TLB | protected |
| demapPage(Addr vaddr, uint64_t asn) override | ArmISA::TLB | inlinevirtual |
| deschedule(Event &event) | EventManager | inline |
| deschedule(Event *event) | EventManager | inline |
| directToStage2 | ArmISA::TLB | protected |
| dmDrain() | Drainable | private |
| dmDrainResume() | Drainable | private |
| drain() override | SimObject | inlinevirtual |
| Drainable() | Drainable | protected |
| drainResume() override | ArmISA::TLB | virtual |
| drainState() const | Drainable | inline |
| EventManager(EventManager &em) | EventManager | inline |
| EventManager(EventManager *em) | EventManager | inline |
| EventManager(EventQueue *eq) | EventManager | inline |
| eventq | EventManager | protected |
| eventQueue() const | EventManager | inline |
| Execute enum value | BaseTLB | |
| finalizePhysical(const RequestPtr &req, ThreadContext *tc, Mode mode) const override | ArmISA::TLB | virtual |
| find(const char *name) | SimObject | static |
| flushAll() override | ArmISA::TLB | inlinevirtual |
| flushAllNs(ExceptionLevel target_el, bool ignore_el=false) | ArmISA::TLB | |
| flushAllSecurity(bool secure_lookup, ExceptionLevel target_el, bool ignore_el=false, bool in_host=false) | ArmISA::TLB | |
| flushAsid(uint64_t asn, bool secure_lookup, ExceptionLevel target_el, bool in_host=false) | ArmISA::TLB | |
| flushIpaVmid(Addr ipa, bool secure_lookup, ExceptionLevel target_el) | ArmISA::TLB | |
| flushMva(Addr mva, bool secure_lookup, ExceptionLevel target_el, bool in_host=false) | ArmISA::TLB | |
| flushMvaAsid(Addr mva, uint64_t asn, bool secure_lookup, ExceptionLevel target_el, bool in_host=false) | ArmISA::TLB | |
| getAttr() const | ArmISA::TLB | inline |
| getPort(const std::string &if_name, PortID idx=InvalidPortID) | SimObject | virtual |
| getProbeManager() | SimObject | |
| getResultTe(TlbEntry **te, const RequestPtr &req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, TlbEntry *mergeTe) | ArmISA::TLB | |
| getsize() const | ArmISA::TLB | inline |
| getStatGroups() const | Stats::Group | |
| getStats() const | Stats::Group | |
| getTableWalker() | ArmISA::TLB | inline |
| getTableWalkerPort() override | ArmISA::TLB | virtual |
| getTE(TlbEntry **te, const RequestPtr &req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, bool is_secure, ArmTranslationType tranType) | ArmISA::TLB | |
| Group()=delete | Stats::Group | |
| Group(const Group &)=delete | Stats::Group | |
| Group(Group *parent, const char *name=nullptr) | Stats::Group | |
| haveLargeAsid64 | ArmISA::TLB | protected |
| haveLPAE | ArmISA::TLB | protected |
| haveVirtualization | ArmISA::TLB | protected |
| hcr | ArmISA::TLB | protected |
| HypMode enum value | ArmISA::TLB | |
| init() override | ArmISA::TLB | virtual |
| initState() | SimObject | virtual |
| insert(Addr vaddr, TlbEntry &pte) | ArmISA::TLB | |
| invalidateMiscReg() | ArmISA::TLB | inline |
| isHyp | ArmISA::TLB | protected |
| isPriv | ArmISA::TLB | protected |
| isSecure | ArmISA::TLB | protected |
| isStage2 | ArmISA::TLB | protected |
| loadState(CheckpointIn &cp) | SimObject | virtual |
| lookup(Addr vpn, uint16_t asn, uint8_t vmid, bool hyp, bool secure, bool functional, bool ignore_asn, ExceptionLevel target_el, bool in_host) | ArmISA::TLB | |
| m5opRange | ArmISA::TLB | protected |
| memInvalidate() | BaseTLB | inlinevirtual |
| memWriteback() | SimObject | inlinevirtual |
| mergedParent | Stats::Group | private |
| mergedStatGroups | Stats::Group | private |
| mergeStatGroup(Group *block) | Stats::Group | private |
| miscRegContext | ArmISA::TLB | protected |
| miscRegValid | ArmISA::TLB | protected |
| Mode enum name | BaseTLB | |
| name() const | SimObject | inlinevirtual |
| nmrr | ArmISA::TLB | protected |
| NormalTran enum value | ArmISA::TLB | |
| notifyFork() | Drainable | inlinevirtual |
| operator=(const Group &)=delete | Stats::Group | |
| params() const | ArmISA::TLB | inline |
| Params typedef | SimObject | |
| path | Serializable | privatestatic |
| ppRefills | ArmISA::TLB | protected |
| preDumpStats() | Stats::Group | virtual |
| printTlb() const | ArmISA::TLB | |
| probeManager | SimObject | private |
| prrr | ArmISA::TLB | protected |
| rangeMRU | ArmISA::TLB | protected |
| Read enum value | BaseTLB | |
| regProbeListeners() | SimObject | virtual |
| regProbePoints() override | ArmISA::TLB | virtual |
| regStats() | Stats::Group | virtual |
| reschedule(Event &event, Tick when, bool always=false) | EventManager | inline |
| reschedule(Event *event, Tick when, bool always=false) | EventManager | inline |
| resetStats() | Stats::Group | virtual |
| resolveStat(std::string name) const | Stats::Group | |
| S12E0Tran enum value | ArmISA::TLB | |
| S12E1Tran enum value | ArmISA::TLB | |
| S1CTran enum value | ArmISA::TLB | |
| S1E0Tran enum value | ArmISA::TLB | |
| S1E1Tran enum value | ArmISA::TLB | |
| S1E2Tran enum value | ArmISA::TLB | |
| S1E3Tran enum value | ArmISA::TLB | |
| S1S2NsTran enum value | ArmISA::TLB | |
| schedule(Event &event, Tick when) | EventManager | inline |
| schedule(Event *event, Tick when) | EventManager | inline |
| scr | ArmISA::TLB | protected |
| sctlr | ArmISA::TLB | protected |
| Serializable() | Serializable | |
| serialize(CheckpointOut &cp) const override | SimObject | inlinevirtual |
| serializeAll(CheckpointOut &cp) | SimObject | static |
| Serializable::serializeAll(const std::string &cpt_dir) | Serializable | static |
| serializeSection(CheckpointOut &cp, const char *name) const | Serializable | |
| serializeSection(CheckpointOut &cp, const std::string &name) const | Serializable | inline |
| setAttr(uint64_t attr) | ArmISA::TLB | inline |
| setCurTick(Tick newVal) | EventManager | inline |
| setMMU(Stage2MMU *m, RequestorID requestor_id) | ArmISA::TLB | |
| setTestInterface(SimObject *ti) | ArmISA::TLB | |
| signalDrainDone() const | Drainable | inlineprotected |
| SimObject(const Params *_params) | SimObject | |
| simObjectList | SimObject | privatestatic |
| SimObjectList typedef | SimObject | private |
| size | ArmISA::TLB | protected |
| stage2DescReq | ArmISA::TLB | protected |
| stage2Mmu | ArmISA::TLB | protected |
| stage2Req | ArmISA::TLB | protected |
| stage2Tlb | ArmISA::TLB | protected |
| startup() | SimObject | virtual |
| statGroups | Stats::Group | private |
| stats | ArmISA::TLB | protected |
| table | ArmISA::TLB | protected |
| tableWalker | ArmISA::TLB | protected |
| takeOverFrom(BaseTLB *otlb) override | ArmISA::TLB | virtual |
| test | ArmISA::TLB | protected |
| testTranslation(const RequestPtr &req, Mode mode, TlbEntry::DomainType domain) | ArmISA::TLB | |
| testWalk(Addr pa, Addr size, Addr va, bool is_secure, Mode mode, TlbEntry::DomainType domain, LookupLevel lookup_level) | ArmISA::TLB | |
| TLB(const ArmTLBParams *p) | ArmISA::TLB | |
| TLB(const Params *p, int _size, TableWalker *_walker) | ArmISA::TLB | |
| translateAtomic(const RequestPtr &req, ThreadContext *tc, Mode mode, ArmTranslationType tranType) | ArmISA::TLB | |
| translateAtomic(const RequestPtr &req, ThreadContext *tc, Mode mode) override | ArmISA::TLB | inlinevirtual |
| translateComplete(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType, bool callFromS2) | ArmISA::TLB | |
| translateFs(const RequestPtr &req, ThreadContext *tc, Mode mode, Translation *translation, bool &delay, bool timing, ArmTranslationType tranType, bool functional=false) | ArmISA::TLB | |
| translateFunctional(ThreadContext *tc, Addr vaddr, Addr &paddr) | ArmISA::TLB | |
| translateFunctional(const RequestPtr &req, ThreadContext *tc, Mode mode, ArmTranslationType tranType) | ArmISA::TLB | |
| translateFunctional(const RequestPtr &req, ThreadContext *tc, Mode mode) override | ArmISA::TLB | inlinevirtual |
| translateMmuOff(ThreadContext *tc, const RequestPtr &req, Mode mode, TLB::ArmTranslationType tranType, Addr vaddr, bool long_desc_format) | ArmISA::TLB | |
| translateMmuOn(ThreadContext *tc, const RequestPtr &req, Mode mode, Translation *translation, bool &delay, bool timing, bool functional, Addr vaddr, ArmFault::TranMethod tranMethod) | ArmISA::TLB | |
| translateSe(const RequestPtr &req, ThreadContext *tc, Mode mode, Translation *translation, bool &delay, bool timing) | ArmISA::TLB | |
| translateTiming(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType) | ArmISA::TLB | |
| translateTiming(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode) override | ArmISA::TLB | inlinevirtual |
| tranTypeEL(CPSR cpsr, ArmTranslationType type) | ArmISA::TLB | static |
| trickBoxCheck(const RequestPtr &req, Mode mode, TlbEntry::DomainType domain) | ArmISA::TLB | |
| ttbcr | ArmISA::TLB | protected |
| unserialize(CheckpointIn &cp) override | SimObject | inlinevirtual |
| unserializeGlobals(CheckpointIn &cp) | Serializable | static |
| unserializeSection(CheckpointIn &cp, const char *name) | Serializable | |
| unserializeSection(CheckpointIn &cp, const std::string &name) | Serializable | inline |
| updateMiscReg(ThreadContext *tc, ArmTranslationType tranType=NormalTran) | ArmISA::TLB | protected |
| UserMode enum value | ArmISA::TLB | |
| vmid | ArmISA::TLB | protected |
| wakeupEventQueue(Tick when=(Tick) -1) | EventManager | inline |
| walkTrickBoxCheck(Addr pa, bool is_secure, Addr va, Addr sz, bool is_exec, bool is_write, TlbEntry::DomainType domain, LookupLevel lookup_level) | ArmISA::TLB | |
| Write enum value | BaseTLB | |
| ~Drainable() | Drainable | protectedvirtual |
| ~Group() | Stats::Group | virtual |
| ~Serializable() | Serializable | virtual |
| ~SimObject() | SimObject | virtual |
| ~TLB() | ArmISA::TLB | virtual |