gem5  v20.1.0.0
register_manager.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2016, 2017 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Authors: Mark Wyse
34  */
35 
36 #ifndef __REGISTER_MANAGER_HH__
37 #define __REGISTER_MANAGER_HH__
38 
39 #include <cstdint>
40 #include <map>
41 #include <string>
42 #include <utility>
43 #include <vector>
44 
47 #include "sim/sim_object.hh"
48 #include "sim/stats.hh"
49 
50 class ComputeUnit;
51 class Wavefront;
52 
53 struct RegisterManagerParams;
54 
55 /*
56  * Rename stage.
57  */
58 class RegisterManager : public SimObject
59 {
60  public:
61  RegisterManager(const RegisterManagerParams* params);
63  void setParent(ComputeUnit *cu);
64  void exec();
65 
66  // Stats related variables and methods
67  void regStats();
68 
69  // lookup virtual to physical register translation
70  int mapVgpr(Wavefront* w, int vgprIndex);
71  int mapSgpr(Wavefront* w, int sgprIndex);
72 
73  // check if we can allocate registers
74  bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf);
75  bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf);
76 
77  // allocate registers
78  void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand);
79 
80  // free all registers used by the WF
81  void freeRegisters(Wavefront *w);
82 
85 
86  private:
88 
90 
91  std::string _name;
92 };
93 
94 #endif // __REGISTER_MANAGER_HH__
RegisterManager::canAllocateVgprs
bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:108
RegisterManager::allocateRegisters
void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)
Definition: register_manager.cc:121
RegisterManager::exec
void exec()
Definition: register_manager.cc:70
RegisterManager::_name
std::string _name
Definition: register_manager.hh:91
RegisterManager::mapSgpr
int mapSgpr(Wavefront *w, int sgprIndex)
Definition: register_manager.cc:101
std::vector< PoolManager * >
RegisterManager::computeUnit
ComputeUnit * computeUnit
Definition: register_manager.hh:89
RegisterManagerPolicy
Register Manager Policy abstract class.
Definition: register_manager_policy.hh:54
ComputeUnit
Definition: compute_unit.hh:198
RegisterManager::regStats
void regStats()
Callback to set stat parameters.
Definition: register_manager.cc:134
stats.hh
MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:278
sim_object.hh
RegisterManager::vrfPoolMgrs
std::vector< PoolManager * > vrfPoolMgrs
Definition: register_manager.hh:84
RegisterManager
Definition: register_manager.hh:58
SimObject::params
const Params * params() const
Definition: sim_object.hh:119
RegisterManager::srfPoolMgrs
std::vector< PoolManager * > srfPoolMgrs
Definition: register_manager.hh:83
RegisterManager::policy
RegisterManagerPolicy * policy
Definition: register_manager.hh:87
RegisterManager::canAllocateSgprs
bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:114
Wavefront
Definition: wavefront.hh:57
RegisterManager::RegisterManager
RegisterManager(const RegisterManagerParams *params)
Definition: register_manager.cc:47
RegisterManager::~RegisterManager
~RegisterManager()
Definition: register_manager.cc:59
pool_manager.hh
RegisterManager::mapVgpr
int mapVgpr(Wavefront *w, int vgprIndex)
Definition: register_manager.cc:94
RegisterManager::setParent
void setParent(ComputeUnit *cu)
Definition: register_manager.cc:76
RegisterManager::freeRegisters
void freeRegisters(Wavefront *w)
Definition: register_manager.cc:128
register_manager_policy.hh
SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:92

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17