gem5  v20.1.0.0
register_manager.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2016, 2017 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Author: Mark Wyse
34  */
35 
37 
38 #include "config/the_gpu_isa.hh"
39 #include "debug/GPURename.hh"
44 #include "gpu-compute/wavefront.hh"
45 #include "params/RegisterManager.hh"
46 
47 RegisterManager::RegisterManager(const RegisterManagerParams *p)
48  : SimObject(p), srfPoolMgrs(p->srf_pool_managers),
49  vrfPoolMgrs(p->vrf_pool_managers)
50 {
51  if (p->policy == "static") {
53  } else {
54  fatal("Unimplemented Register Manager Policy");
55  }
56 
57 }
58 
60 {
61  for (auto mgr : srfPoolMgrs) {
62  delete mgr;
63  }
64  for (auto mgr : vrfPoolMgrs) {
65  delete mgr;
66  }
67 }
68 
69 void
71 {
72  policy->exec();
73 }
74 
75 void
77 {
78  computeUnit = cu;
80  for (int i = 0; i < srfPoolMgrs.size(); i++) {
81  fatal_if(computeUnit->srf[i]->numRegs() %
82  srfPoolMgrs[i]->minAllocation(),
83  "Min SGPR allocation is not multiple of VRF size\n");
84  }
85  for (int i = 0; i < vrfPoolMgrs.size(); i++) {
86  fatal_if(computeUnit->vrf[i]->numRegs() %
87  vrfPoolMgrs[i]->minAllocation(),
88  "Min VGPG allocation is not multiple of VRF size\n");
89  }
90 }
91 
92 // compute mapping for vector register
93 int
95 {
96  return policy->mapVgpr(w, vgprIndex);
97 }
98 
99 // compute mapping for scalar register
100 int
102 {
103  return policy->mapSgpr(w, sgprIndex);
104 }
105 
106 // check if we can allocate registers
107 bool
108 RegisterManager::canAllocateVgprs(int simdId, int nWfs, int demandPerWf)
109 {
110  return policy->canAllocateVgprs(simdId, nWfs, demandPerWf);
111 }
112 
113 bool
114 RegisterManager::canAllocateSgprs(int simdId, int nWfs, int demandPerWf)
115 {
116  return policy->canAllocateSgprs(simdId, nWfs, demandPerWf);
117 }
118 
119 // allocate registers
120 void
122  int scalarDemand)
123 {
124  policy->allocateRegisters(w, vectorDemand, scalarDemand);
125 }
126 
127 void
129 {
131 }
132 
133 void
135 {
136  policy->regStats();
137 }
138 
140 RegisterManagerParams::create()
141 {
142  return new RegisterManager(this);
143 }
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition: logging.hh:183
RegisterManagerPolicy::setParent
virtual void setParent(ComputeUnit *_cu)
Definition: register_manager_policy.hh:57
RegisterManager::canAllocateVgprs
bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:108
StaticRegisterManagerPolicy
Definition: static_register_manager_policy.hh:43
RegisterManager::allocateRegisters
void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)
Definition: register_manager.cc:121
static_register_manager_policy.hh
RegisterManagerPolicy::mapVgpr
virtual int mapVgpr(Wavefront *w, int vgprIndex)=0
RegisterManager::exec
void exec()
Definition: register_manager.cc:70
ArmISA::i
Bitfield< 7 > i
Definition: miscregs_types.hh:63
RegisterManagerPolicy::exec
virtual void exec()=0
compute_unit.hh
RegisterManagerPolicy::canAllocateSgprs
virtual bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)=0
RegisterManager::mapSgpr
int mapSgpr(Wavefront *w, int sgprIndex)
Definition: register_manager.cc:101
RegisterManager::computeUnit
ComputeUnit * computeUnit
Definition: register_manager.hh:89
wavefront.hh
RegisterManagerPolicy::mapSgpr
virtual int mapSgpr(Wavefront *w, int sgprIndex)=0
ComputeUnit
Definition: compute_unit.hh:198
RegisterManager::regStats
void regStats()
Callback to set stat parameters.
Definition: register_manager.cc:134
ComputeUnit::srf
std::vector< ScalarRegisterFile * > srf
Definition: compute_unit.hh:294
vector_register_file.hh
MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:278
RegisterManager::vrfPoolMgrs
std::vector< PoolManager * > vrfPoolMgrs
Definition: register_manager.hh:84
ComputeUnit::vrf
std::vector< VectorRegisterFile * > vrf
Definition: compute_unit.hh:292
scalar_register_file.hh
RegisterManager
Definition: register_manager.hh:58
RegisterManagerPolicy::canAllocateVgprs
virtual bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)=0
RegisterManager::srfPoolMgrs
std::vector< PoolManager * > srfPoolMgrs
Definition: register_manager.hh:83
RegisterManager::policy
RegisterManagerPolicy * policy
Definition: register_manager.hh:87
register_manager.hh
RegisterManager::canAllocateSgprs
bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:114
Wavefront
Definition: wavefront.hh:57
RegisterManager::RegisterManager
RegisterManager(const RegisterManagerParams *params)
Definition: register_manager.cc:47
RegisterManager::~RegisterManager
~RegisterManager()
Definition: register_manager.cc:59
RegisterManagerPolicy::allocateRegisters
virtual void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)=0
RegisterManager::mapVgpr
int mapVgpr(Wavefront *w, int vgprIndex)
Definition: register_manager.cc:94
RegisterManager::setParent
void setParent(ComputeUnit *cu)
Definition: register_manager.cc:76
RegisterManager::freeRegisters
void freeRegisters(Wavefront *w)
Definition: register_manager.cc:128
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
fatal_if
#define fatal_if(cond,...)
Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...
Definition: logging.hh:219
RegisterManagerPolicy::regStats
virtual void regStats()=0
RegisterManagerPolicy::freeRegisters
virtual void freeRegisters(Wavefront *w)=0
SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:92

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17