gem5
v20.1.0.0
systemc
core
sc_simcontext.cc
Go to the documentation of this file.
1
/*
2
* Copyright 2018 Google, Inc.
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions are
6
* met: redistributions of source code must retain the above copyright
7
* notice, this list of conditions and the following disclaimer;
8
* redistributions in binary form must reproduce the above copyright
9
* notice, this list of conditions and the following disclaimer in the
10
* documentation and/or other materials provided with the distribution;
11
* neither the name of the copyright holders nor the names of its
12
* contributors may be used to endorse or promote products derived from
13
* this software without specific prior written permission.
14
*
15
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
*/
27
28
#include "
systemc/core/object.hh
"
29
#include "
systemc/core/scheduler.hh
"
30
#include "
systemc/ext/core/sc_main.hh
"
31
#include "
systemc/ext/core/sc_simcontext.hh
"
32
33
namespace
sc_core
34
{
35
36
namespace
37
{
38
39
size_t
objIndex = 0;
40
sc_simcontext currContext;
41
42
sc_curr_proc_info currProcInfo;
43
44
}
// anonymous namespace
45
46
sc_dt::uint64
sc_simcontext::delta_count
()
const
{
return
sc_delta_count
(); }
47
void
sc_simcontext::reset
() { objIndex = 0; }
48
49
sc_curr_proc_handle
50
sc_simcontext::get_curr_proc_info
()
51
{
52
::sc_gem5::Process
*
p
=
::sc_gem5::scheduler
.
current
();
53
currProcInfo.process_handle =
p
;
54
currProcInfo.kind =
p
?
p
->procKind() :
SC_NO_PROC_
;
55
return
&currProcInfo;
56
}
57
58
sc_object
*
59
sc_simcontext::first_object
()
60
{
61
objIndex = 0;
62
if
(!::
sc_gem5::allObjects
.empty())
63
return ::sc_gem5::allObjects
[0];
64
else
65
return
nullptr
;
66
}
67
68
sc_object
*
69
sc_simcontext::next_object
()
70
{
71
objIndex++;
72
if
(::
sc_gem5::allObjects
.size() > objIndex)
73
return ::sc_gem5::allObjects
[objIndex];
74
else
75
return
nullptr
;
76
}
77
78
bool
79
sc_simcontext::elaboration_done
()
80
{
81
return ::sc_gem5::scheduler
.
elaborationDone
();
82
}
83
84
sc_simcontext
*
85
sc_get_curr_simcontext
()
86
{
87
return
&currContext;
88
}
89
90
}
// namespace sc_core
sc_core::sc_simcontext::reset
void reset()
Definition:
sc_simcontext.cc:47
sc_core
Definition:
messages.cc:31
sc_core::sc_simcontext::delta_count
sc_dt::uint64 delta_count() const
Definition:
sc_simcontext.cc:46
sc_core::SC_NO_PROC_
@ SC_NO_PROC_
Definition:
sc_process_handle.hh:86
sc_core::sc_get_curr_simcontext
sc_simcontext * sc_get_curr_simcontext()
Definition:
sc_simcontext.cc:85
sc_dt::uint64
uint64_t uint64
Definition:
sc_nbdefs.hh:206
sc_core::sc_simcontext::next_object
sc_object * next_object()
Definition:
sc_simcontext.cc:69
sc_main.hh
sc_core::sc_simcontext
Definition:
sc_simcontext.hh:37
sc_core::sc_curr_proc_handle
const typedef sc_curr_proc_info * sc_curr_proc_handle
Definition:
sc_process_handle.hh:147
sc_simcontext.hh
sc_gem5::Process
Definition:
process.hh:62
sc_core::sc_object
Definition:
sc_object.hh:50
sc_gem5::Scheduler::elaborationDone
bool elaborationDone()
Definition:
scheduler.hh:354
sc_core::sc_simcontext::first_object
sc_object * first_object()
Definition:
sc_simcontext.cc:59
sc_gem5::Scheduler::current
Process * current()
Definition:
scheduler.hh:170
sc_core::sc_delta_count
sc_dt::uint64 sc_delta_count()
Definition:
sc_main.cc:136
object.hh
sc_core::sc_simcontext::get_curr_proc_info
sc_curr_proc_handle get_curr_proc_info()
Definition:
sc_simcontext.cc:50
MipsISA::p
Bitfield< 0 > p
Definition:
pra_constants.hh:323
sc_gem5::scheduler
Scheduler scheduler
Definition:
scheduler.cc:489
sc_gem5::allObjects
Objects allObjects
Definition:
object.cc:287
scheduler.hh
sc_core::sc_simcontext::elaboration_done
bool elaboration_done()
Definition:
sc_simcontext.cc:79
Generated on Wed Sep 30 2020 14:02:14 for gem5 by
doxygen
1.8.17