gem5
v20.1.0.0
arch
generic
traits.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016, 2020 ARM Limited
3
* All rights reserved
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
/* Auxiliary structs for architecture traits. */
39
40
#ifndef __ARCH_COMMON_TRAITS_HH__
41
#define __ARCH_COMMON_TRAITS_HH__
42
43
#include "
arch/generic/isa.hh
"
44
#include "arch/types.hh"
45
#include "enums/VecRegRenameMode.hh"
46
52
template
<
typename
ISA>
53
struct
RenameMode
54
{
55
static
Enums::VecRegRenameMode
init
(
const
BaseISA
*) {
return
Enums::Full; }
56
57
static
Enums::VecRegRenameMode
58
mode
(
const
TheISA::PCState
&)
59
{
return
Enums::Full; }
60
65
static
bool
equalsInit
(
const
BaseISA
*,
const
BaseISA
*) {
return
true
; }
66
};
67
68
#endif
/* __ARCH_COMMON_TRAITS_HH__ */
RenameMode::equalsInit
static bool equalsInit(const BaseISA *, const BaseISA *)
Compare the initial rename mode of two instances of the ISA.
Definition:
traits.hh:65
RenameMode::mode
static Enums::VecRegRenameMode mode(const TheISA::PCState &)
Definition:
traits.hh:58
RenameMode
Helper structure to get the vector register mode for a given ISA.
Definition:
traits.hh:53
RenameMode::init
static Enums::VecRegRenameMode init(const BaseISA *)
Definition:
traits.hh:55
isa.hh
MipsISA::PCState
GenericISA::DelaySlotPCState< MachInst > PCState
Definition:
types.hh:41
BaseISA
Definition:
isa.hh:47
Generated on Wed Sep 30 2020 14:02:07 for gem5 by
doxygen
1.8.17