Go to the documentation of this file.
38 #ifndef __DEV_ARM_WATCHDOG_SP805_HH__
39 #define __DEV_ARM_WATCHDOG_SP805_HH__
106 uint32_t
value(
void)
const;
130 #endif // __DEV_ARM_WATCHDOG_SP805_HH__
void sendInt(void)
Raises an interrupt.
Tick timeoutStartTick
Timeout start tick to keep track of the counter value.
void stopCounter(void)
Stops the counter when watchdog becomes disabled.
Tick write(PacketPtr pkt) override
Pure virtual function that the device must implement.
static constexpr uint32_t WDOGLOCK_MAGIC
If written into WdogLock, registers are unlocked for writes.
uint64_t Tick
Tick count type.
void restartCounter(void)
Restarts the counter to the current timeout interval.
bool resetEnabled
Indicates if reset behaviour is enabled when counter reaches 0.
uint32_t value(void) const
Returns the current counter value.
Tick read(PacketPtr pkt) override
Pure virtual function that the device must implement.
void timeoutExpired(void)
Triggered when value reaches 0.
Sp805(Sp805Params const *params)
void unserialize(CheckpointIn &cp) override
Unserialize an object.
EventFunctionWrapper timeoutEvent
Timeout event, triggered when the counter value reaches 0.
uint32_t timeoutInterval
Timeout interval (in cycles) as specified in WdogLoad.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
const Params * params() const
bool enabled
Indicates if watchdog (counter and interrupt) is enabled.
void clearInt(void)
Clears any active interrupts.
void serialize(CheckpointOut &cp) const override
Serialize an object.
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
bool integrationTestEnabled
Indicates if integration test harness is enabled.
std::ostream CheckpointOut
uint32_t persistedValue
Value as persisted when the watchdog is stopped.
bool writeAccessEnabled
Indicates if write access to registers is enabled.
Generated on Wed Sep 30 2020 14:02:10 for gem5 by doxygen 1.8.17