gem5  v20.1.0.0
x86_traits.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2007 The Hewlett-Packard Development Company
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __ARCH_X86_X86TRAITS_HH__
39 #define __ARCH_X86_X86TRAITS_HH__
40 
41 #include <cassert>
42 
43 #include "base/types.hh"
44 
45 namespace X86ISA
46 {
47  const int NumMicroIntRegs = 16;
48 
49  const int NumImplicitIntRegs = 6;
50  //1. The lower part of the result of multiplication.
51  //2. The upper part of the result of multiplication.
52  //3. The quotient from division
53  //4. The remainder from division
54  //5. The divisor for division
55  //6. The register to use for shift doubles
56 
57  const int NumMMXRegs = 8;
58  const int NumXMMRegs = 16;
59  const int NumMicroFpRegs = 8;
60 
61  const int NumCRegs = 16;
62  const int NumDRegs = 8;
63 
64  const int NumSegments = 6;
65  const int NumSysSegments = 4;
66 
67  const Addr IntAddrPrefixMask = ULL(0xffffffff00000000);
68  const Addr IntAddrPrefixCPUID = ULL(0x100000000);
69  const Addr IntAddrPrefixMSR = ULL(0x200000000);
70  const Addr IntAddrPrefixIO = ULL(0x300000000);
71 
72  const Addr PhysAddrPrefixIO = ULL(0x8000000000000000);
73  const Addr PhysAddrPrefixPciConfig = ULL(0xC000000000000000);
74  const Addr PhysAddrPrefixLocalAPIC = ULL(0x2000000000000000);
75  const Addr PhysAddrPrefixInterrupts = ULL(0xA000000000000000);
76  // Each APIC gets two pages. One page is used for local apics to field
77  // accesses from the CPU, and the other is for all APICs to communicate.
78  const Addr PhysAddrAPICRangeSize = 1 << 12;
79 
80  static inline Addr
81  x86IOAddress(const uint32_t port)
82  {
83  return PhysAddrPrefixIO | port;
84  }
85 
86  static inline Addr
87  x86PciConfigAddress(const uint32_t addr)
88  {
90  }
91 
92  static inline Addr
93  x86LocalAPICAddress(const uint8_t id, const uint16_t addr)
94  {
95  assert(addr < (1 << 12));
96  return PhysAddrPrefixLocalAPIC | (id * (1 << 12)) | addr;
97  }
98 
99  static inline Addr
100  x86InterruptAddress(const uint8_t id, const uint16_t addr)
101  {
102  assert(addr < PhysAddrAPICRangeSize);
104  }
105 }
106 
107 #endif //__ARCH_X86_X86TRAITS_HH__
X86ISA::NumCRegs
const int NumCRegs
Definition: x86_traits.hh:61
X86ISA::x86InterruptAddress
static Addr x86InterruptAddress(const uint8_t id, const uint16_t addr)
Definition: x86_traits.hh:100
X86ISA::PhysAddrPrefixPciConfig
const Addr PhysAddrPrefixPciConfig
Definition: x86_traits.hh:73
X86ISA::PhysAddrPrefixIO
const Addr PhysAddrPrefixIO
Definition: x86_traits.hh:72
X86ISA::PhysAddrPrefixLocalAPIC
const Addr PhysAddrPrefixLocalAPIC
Definition: x86_traits.hh:74
X86ISA::NumImplicitIntRegs
const int NumImplicitIntRegs
Definition: x86_traits.hh:49
X86ISA::NumMicroFpRegs
const int NumMicroFpRegs
Definition: x86_traits.hh:59
X86ISA::NumSegments
const int NumSegments
Definition: x86_traits.hh:64
X86ISA::IntAddrPrefixIO
const Addr IntAddrPrefixIO
Definition: x86_traits.hh:70
X86ISA::IntAddrPrefixMask
const Addr IntAddrPrefixMask
Definition: x86_traits.hh:67
X86ISA
This is exposed globally, independent of the ISA.
Definition: acpi.hh:55
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
X86ISA::x86PciConfigAddress
static Addr x86PciConfigAddress(const uint32_t addr)
Definition: x86_traits.hh:87
X86ISA::NumXMMRegs
const int NumXMMRegs
Definition: x86_traits.hh:58
X86ISA::PhysAddrPrefixInterrupts
const Addr PhysAddrPrefixInterrupts
Definition: x86_traits.hh:75
X86ISA::x86LocalAPICAddress
static Addr x86LocalAPICAddress(const uint8_t id, const uint16_t addr)
Definition: x86_traits.hh:93
X86ISA::IntAddrPrefixMSR
const Addr IntAddrPrefixMSR
Definition: x86_traits.hh:69
X86ISA::addr
Bitfield< 3 > addr
Definition: types.hh:79
X86ISA::NumDRegs
const int NumDRegs
Definition: x86_traits.hh:62
types.hh
X86ISA::NumSysSegments
const int NumSysSegments
Definition: x86_traits.hh:65
X86ISA::PhysAddrAPICRangeSize
const Addr PhysAddrAPICRangeSize
Definition: x86_traits.hh:78
X86ISA::NumMicroIntRegs
const int NumMicroIntRegs
Definition: x86_traits.hh:47
X86ISA::x86IOAddress
static Addr x86IOAddress(const uint32_t port)
Definition: x86_traits.hh:81
ULL
#define ULL(N)
uint64_t constant
Definition: types.hh:50
X86ISA::NumMMXRegs
const int NumMMXRegs
Definition: x86_traits.hh:57
X86ISA::IntAddrPrefixCPUID
const Addr IntAddrPrefixCPUID
Definition: x86_traits.hh:68

Generated on Wed Sep 30 2020 14:02:07 for gem5 by doxygen 1.8.17