Go to the documentation of this file.
38 #ifndef __ARCH_X86_X86TRAITS_HH__
39 #define __ARCH_X86_X86TRAITS_HH__
95 assert(
addr < (1 << 12));
107 #endif //__ARCH_X86_X86TRAITS_HH__
static Addr x86InterruptAddress(const uint8_t id, const uint16_t addr)
const Addr PhysAddrPrefixPciConfig
const Addr PhysAddrPrefixIO
const Addr PhysAddrPrefixLocalAPIC
const int NumImplicitIntRegs
const Addr IntAddrPrefixIO
const Addr IntAddrPrefixMask
This is exposed globally, independent of the ISA.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
static Addr x86PciConfigAddress(const uint32_t addr)
const Addr PhysAddrPrefixInterrupts
static Addr x86LocalAPICAddress(const uint8_t id, const uint16_t addr)
const Addr IntAddrPrefixMSR
const Addr PhysAddrAPICRangeSize
const int NumMicroIntRegs
static Addr x86IOAddress(const uint32_t port)
#define ULL(N)
uint64_t constant
const Addr IntAddrPrefixCPUID
Generated on Wed Sep 30 2020 14:02:07 for gem5 by doxygen 1.8.17