gem5  v21.1.0.2
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
fetch_stage.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
35 
37 #include "gpu-compute/wavefront.hh"
38 
39 namespace gem5
40 {
41 
42 FetchStage::FetchStage(const ComputeUnitParams &p, ComputeUnit &cu)
43  : numVectorALUs(p.num_SIMDs), computeUnit(cu),
44  _name(cu.name() + ".FetchStage"), stats(&cu)
45 {
46  for (int j = 0; j < numVectorALUs; ++j) {
47  FetchUnit newFetchUnit(p, cu);
48  _fetchUnit.push_back(newFetchUnit);
49  }
50 }
51 
53 {
54  _fetchUnit.clear();
55 }
56 
57 void
59 {
60  for (int j = 0; j < numVectorALUs; ++j) {
61  _fetchUnit[j].bindWaveList(&computeUnit.wfList[j]);
62  _fetchUnit[j].init();
63  }
64 }
65 
66 void
68 {
69  for (int j = 0; j < numVectorALUs; ++j) {
70  _fetchUnit[j].exec();
71  }
72 }
73 
74 void
76 {
77  ComputeUnit::SQCPort::SenderState *sender_state =
78  safe_cast<ComputeUnit::SQCPort::SenderState*>(pkt->senderState);
79 
80  Wavefront *wavefront = sender_state->wavefront;
81 
82  const unsigned num_instructions = pkt->req->getSize() /
83  sizeof(TheGpuISA::RawMachInst);
84 
85  stats.instFetchInstReturned.sample(num_instructions);
86  uint32_t simdId = wavefront->simdId;
87  _fetchUnit[simdId].processFetchReturn(pkt);
88 }
89 
90 void
92 {
93  _fetchUnit[wavefront->simdId].fetch(pkt, wavefront);
94 }
95 
97  : statistics::Group(parent, "FetchStage"),
98  ADD_STAT(instFetchInstReturned, "For each instruction fetch request "
99  "received record how many instructions you got from it")
100 {
101  instFetchInstReturned.init(1, 32, 1);
102 }
103 
104 } // namespace gem5
gem5::ComputeUnit::SQCPort::SenderState
Definition: compute_unit.hh:613
gem5::FetchStage::numVectorALUs
int numVectorALUs
Definition: fetch_stage.hh:71
gem5::ComputeUnit::wfList
std::vector< std::vector< Wavefront * > > wfList
Definition: compute_unit.hh:293
gem5::FetchStage::~FetchStage
~FetchStage()
Definition: fetch_stage.cc:52
gem5::FetchStage::processFetchReturn
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:75
gem5::FetchStage::exec
void exec()
Definition: fetch_stage.cc:67
fetch_stage.hh
gem5::Packet::req
RequestPtr req
A pointer to the original request.
Definition: packet.hh:366
gem5::Wavefront
Definition: wavefront.hh:62
gem5::FetchStage::init
void init()
Definition: fetch_stage.cc:58
compute_unit.hh
gem5::ComputeUnit::SQCPort::SenderState::wavefront
Wavefront * wavefront
Definition: compute_unit.hh:615
gem5::FetchStage::FetchStage
FetchStage(const ComputeUnitParams &p, ComputeUnit &cu)
Definition: fetch_stage.cc:42
gem5::FetchUnit
Definition: fetch_unit.hh:56
gem5::FetchStage::fetch
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:91
gem5::statistics::DistBase::sample
void sample(const U &v, int n=1)
Add a value to the distribtion n times.
Definition: statistics.hh:1325
gem5::FetchStage::FetchStageStats::instFetchInstReturned
statistics::Distribution instFetchInstReturned
Definition: fetch_stage.hh:84
wavefront.hh
gem5::FetchStage::stats
gem5::FetchStage::FetchStageStats stats
gem5::ArmISA::j
Bitfield< 24 > j
Definition: misc_types.hh:57
gem5::ComputeUnit
Definition: compute_unit.hh:203
gem5::FetchStage::computeUnit
ComputeUnit & computeUnit
Definition: fetch_stage.hh:72
gem5::statistics::Distribution::init
Distribution & init(Counter min, Counter max, Counter bkt)
Set the parameters of this distribution.
Definition: statistics.hh:2110
gem5::FetchStage::FetchStageStats::FetchStageStats
FetchStageStats(statistics::Group *parent)
Definition: fetch_stage.cc:96
ADD_STAT
#define ADD_STAT(n,...)
Convenience macro to add a stat to a statistics group.
Definition: group.hh:75
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::FetchStage::_fetchUnit
std::vector< FetchUnit > _fetchUnit
Definition: fetch_stage.hh:76
gem5::Packet::senderState
SenderState * senderState
This packet's sender state.
Definition: packet.hh:534
name
const std::string & name()
Definition: trace.cc:49
gem5::statistics::Group
Statistics container.
Definition: group.hh:93
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::Gcn3ISA::RawMachInst
uint64_t RawMachInst
used to represnt a GPU inst in its raw format.
Definition: gpu_types.hh:44
gem5::Wavefront::simdId
const int simdId
Definition: wavefront.hh:101

Generated on Tue Sep 21 2021 12:25:23 for gem5 by doxygen 1.8.17