Go to the documentation of this file.
29 #ifndef __ARCH_SPARC_DECODER_HH__
30 #define __ARCH_SPARC_DECODER_HH__
36 #include "debug/Decode.hh"
76 if (
emi & (1 << 13)) {
120 DPRINTF(Decode,
"Decode: Decoded %s instruction: %#x\n",
121 si->getName(), mach_inst);
139 #endif // __ARCH_SPARC_DECODER_HH__
StaticInstPtr decode(SparcISA::PCState &nextPC)
void moreBytes(const PCState &pc, Addr fetchPC)
Decoder(ISA *isa=nullptr)
static GenericISA::BasicDecodeCache< Decoder, ExtMachInst > defaultCache
A cache of decoded instruction objects.
StaticInstPtr decodeInst(ExtMachInst mach_inst)
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
void takeOverFrom(Decoder *old)
Addr instAddr() const
Returns the memory address the bytes of this instruction came from.
void setContext(RegVal _asi)
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
Generated on Tue Sep 21 2021 12:24:21 for gem5 by doxygen 1.8.17