gem5 v23.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
reg_abi.hh
Go to the documentation of this file.
1/*
2 * Copyright 2020 Google Inc.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are
6 * met: redistributions of source code must retain the above copyright
7 * notice, this list of conditions and the following disclaimer;
8 * redistributions in binary form must reproduce the above copyright
9 * notice, this list of conditions and the following disclaimer in the
10 * documentation and/or other materials provided with the distribution;
11 * neither the name of the copyright holders nor the names of its
12 * contributors may be used to endorse or promote products derived from
13 * this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28#ifndef __ARCH_RISCV_REG_ABI_HH__
29#define __ARCH_RISCV_REG_ABI_HH__
30
31#include <vector>
32
33#include "sim/syscall_abi.hh"
34
35namespace gem5
36{
37
38namespace RiscvISA
39{
40
41//FIXME RISCV needs to handle 64 bit arguments in its 32 bit ISA.
43{
45};
46
48{
50};
51
52} // namespace RiscvISA
53
54namespace guest_abi
55{
56
57// This method will be used if the size of argument type of function is
58// greater than 4 for Riscv 32.
59template <typename ABI, typename Arg>
60struct Argument<ABI, Arg,
61 typename std::enable_if_t<
62 std::is_base_of_v<RiscvISA::RegABI32, ABI> &&
63 std::is_integral_v<Arg> &&
64 ABI::template IsWideV<Arg>>>
65{
66 static Arg
67 get(ThreadContext *tc, typename ABI::State &state)
68 {
69 panic_if(state >= ABI::ArgumentRegs.size(),
70 "Ran out of syscall argument registers.");
71 return bits(tc->getReg(ABI::ArgumentRegs[state++]), 31, 0);
72 }
73};
74
75}
76
77} // namespace gem5
78
79#endif // __ARCH_RISCV_REG_ABI_HH__
ThreadContext is the external interface to all thread state for anything outside of the CPU.
virtual RegVal getReg(const RegId &reg) const
STL vector class.
Definition stl.hh:37
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Definition bitfield.hh:76
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition logging.hh:214
atomic_var_t state
Definition helpers.cc:188
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Overload hash function for BasicBlockRange type.
Definition misc.hh:2910
static const std::vector< RegId > ArgumentRegs
Definition reg_abi.hh:49
static const std::vector< RegId > ArgumentRegs
Definition reg_abi.hh:44

Generated on Mon Jul 10 2023 14:24:25 for gem5 by doxygen 1.9.7