gem5 v24.1.0.1
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
WeightBased.cc
Go to the documentation of this file.
1/*
2 * Copyright (c) 2021 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
15 * All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 */
40
42
43#include <algorithm>
44
46
47namespace gem5
48{
49
50namespace ruby
51{
52
57
58void
60 const std::vector<MessageBuffer*>& m_out_buffer,
61 const NetDest& routing_table_entry,
62 const PortDirection &direction,
63 int link_weight)
64{
65 gem5_assert(link_id == m_links.size());
66 m_links.emplace_back(new LinkInfo{link_id,
67 routing_table_entry,
68 m_out_buffer,
69 0, link_weight});
70 sortLinks();
71}
72
73void
75 int vnet,
76 bool deterministic,
77 std::vector<RouteInfo> &out_links)
78{
79 // Makes sure ordering was reset adaptive option was set
80 if (params().adaptive_routing) {
81 if (deterministic) {
82 // Don't adaptively route
83 // Makes sure ordering is reset
84 for (auto &link : m_links)
85 link->m_order = 0;
86 } else {
87 // Find how clogged each link is
88 for (auto &link : m_links) {
89 int out_queue_length = 0;
90 Tick current_time = m_parent_switch->clockEdge();
91 for (auto buffer : link->m_out_buffers) {
92 out_queue_length += buffer->getSize(current_time);
93 }
94 // improve load distribution by randomizing order of links
95 // with the same queue length
96 link->m_order =
97 (out_queue_length << 8) | rng->random(0, 0xff);
98 }
99 }
100 sortLinks();
101 }
102
103 findRoute(msg, out_links);
104}
105
106void
108 std::vector<RouteInfo> &out_links) const
109{
110 NetDest msg_dsts = msg.getDestination();
111 assert(out_links.size() == 0);
112 for (auto &link : m_links) {
113 const NetDest &dst = link->m_routing_entry;
114 if (msg_dsts.intersectionIsNotEmpty(dst)) {
115 // Need to remember which destinations need this message in
116 // another vector. This Set is the intersection of the
117 // routing_table entry and the current destination set.
118 out_links.emplace_back(msg_dsts.AND(dst), link->m_link_id);
119
120 // Next, we update the msg_destination not to include
121 // those nodes that were already handled by this link
122 msg_dsts.removeNetDest(dst);
123 }
124 }
125
126 gem5_assert(msg_dsts.count() == 0);
127}
128
129} // namespace ruby
130} // namespace gem5
Tick clockEdge(Cycles cycles=Cycles(0)) const
Determine the tick when a cycle begins, by default the current one, but the argument also enables the...
SimObjectParams Params
virtual const NetDest & getDestination() const
Definition Message.hh:115
NetDest AND(const NetDest &andNetDest) const
Definition NetDest.cc:239
void removeNetDest(const NetDest &netDest)
Definition NetDest.cc:88
int count() const
Definition NetDest.cc:147
bool intersectionIsNotEmpty(const NetDest &other_netDest) const
Definition NetDest.cc:252
WeightBased(const Params &p)
void findRoute(const Message &msg, std::vector< RouteInfo > &out_links) const
Random::RandomPtr rng
std::vector< std::unique_ptr< LinkInfo > > m_links
void route(const Message &msg, int vnet, bool deterministic, std::vector< RouteInfo > &out_links) override
void addOutPort(LinkID link_id, const std::vector< MessageBuffer * > &m_out_buffer, const NetDest &routing_table_entry, const PortDirection &direction, int link_weight) override
STL vector class.
Definition stl.hh:37
#define gem5_assert(cond,...)
The assert macro will function like a normal assert, but will use panic instead of straight abort().
Definition logging.hh:317
const Params & params() const
Bitfield< 0 > p
unsigned int LinkID
std::string PortDirection
Copyright (c) 2024 Arm Limited All rights reserved.
Definition binary32.hh:36
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Mon Jan 13 2025 04:28:40 for gem5 by doxygen 1.9.8