gem5  [DEVELOP-FOR-23.0]
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
se_workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2020 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_MIPS_SE_WORKLOAD_HH__
29 #define __ARCH_MIPS_SE_WORKLOAD_HH__
30 
31 #include "arch/mips/regs/int.hh"
32 #include "arch/mips/remote_gdb.hh"
33 #include "params/MipsSEWorkload.hh"
34 #include "sim/se_workload.hh"
35 #include "sim/syscall_abi.hh"
36 #include "sim/syscall_desc.hh"
37 
38 namespace gem5
39 {
40 
41 namespace MipsISA
42 {
43 
45 {
46  public:
47  PARAMS(MipsSEWorkload);
48 
49  SEWorkload(const Params &p, Addr page_shift) :
50  gem5::SEWorkload(p, page_shift)
51  {}
52 
53  void
54  setSystem(System *sys) override
55  {
57  gdb = BaseRemoteGDB::build<RemoteGDB>(
58  params().remote_gdb_port, system);
59  }
60 
61  loader::Arch getArch() const override { return loader::Mips; }
62 
64  {
66  };
67 };
68 
69 } // namespace MipsISA
70 
71 namespace guest_abi
72 {
73 
74 template <>
75 struct Result<MipsISA::SEWorkload::SyscallABI, SyscallReturn>
76 {
77  static void
79  {
80  if (ret.successful()) {
81  // no error
84  } else {
85  // got an error, return details
86  tc->setReg(MipsISA::int_reg::SyscallSuccess, (uint32_t)(-1));
88  }
89  if (ret.count() > 1)
91  }
92 };
93 
94 } // namespace guest_abi
95 } // namespace gem5
96 
97 #endif // __ARCH_MIPS_SE_WORKLOAD_HH__
gem5::MipsISA::int_reg::V0
constexpr RegId V0
Definition: int.hh:136
gem5::MipsISA::SEWorkload::PARAMS
PARAMS(MipsSEWorkload)
gem5::SyscallReturn::returnValue
int64_t returnValue() const
The return value.
Definition: syscall_return.hh:107
gem5::SyscallReturn::errnoValue
int errnoValue() const
The errno value.
Definition: syscall_return.hh:115
gem5::RegVal
uint64_t RegVal
Definition: types.hh:173
gem5::SyscallReturn
This class represents the return value from an emulated system call, including any errno setting.
Definition: syscall_return.hh:55
gem5::Workload::gdb
BaseRemoteGDB * gdb
Definition: workload.hh:77
gem5::MipsISA::SEWorkload::getArch
loader::Arch getArch() const override
Definition: se_workload.hh:61
gem5::GenericSyscallABI64
Definition: syscall_abi.hh:47
gem5::MipsISA::SEWorkload::SEWorkload
SEWorkload(const Params &p, Addr page_shift)
Definition: se_workload.hh:49
gem5::MipsISA::SEWorkload::setSystem
void setSystem(System *sys) override
Definition: se_workload.hh:54
std::vector
STL vector class.
Definition: stl.hh:37
syscall_abi.hh
gem5::SEWorkload::Params
SEWorkloadParams Params
Definition: se_workload.hh:45
gem5::MipsISA::int_reg::V1
constexpr RegId V1
Definition: int.hh:137
gem5::System
Definition: system.hh:74
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
gem5::SimObject::params
const Params & params() const
Definition: sim_object.hh:176
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::loader::Mips
@ Mips
Definition: object_file.hh:66
gem5::MipsISA::int_reg::SyscallSuccess
constexpr auto & SyscallSuccess
Definition: int.hh:208
gem5::MipsISA::SEWorkload::SyscallABI::ArgumentRegs
static const std::vector< RegId > ArgumentRegs
Definition: se_workload.hh:65
gem5::guest_abi::Result< MipsISA::SEWorkload::SyscallABI, SyscallReturn >::store
static void store(ThreadContext *tc, const SyscallReturn &ret)
Definition: se_workload.hh:78
gem5::loader::Arch
Arch
Definition: object_file.hh:61
gem5::MipsISA::SEWorkload::SyscallABI
Definition: se_workload.hh:63
gem5::ArmISA::SEWorkload
Definition: se_workload.hh:42
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
remote_gdb.hh
gem5::MipsISA::SEWorkload
Definition: se_workload.hh:44
gem5::ArmISA::SEWorkload::setSystem
void setSystem(System *sys) override
Definition: se_workload.hh:52
int.hh
gem5::SyscallReturn::count
int count() const
How many values did the syscall attempt to return?
Definition: syscall_return.hh:103
gem5::SyscallReturn::value2
int64_t value2() const
Definition: syscall_return.hh:123
gem5::Workload::system
System * system
Definition: workload.hh:81
gem5::guest_abi::Result
Definition: definition.hh:63
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
syscall_desc.hh
gem5::SyscallReturn::successful
bool successful() const
Was the system call successful?
Definition: syscall_return.hh:91
se_workload.hh
gem5::ThreadContext::setReg
virtual void setReg(const RegId &reg, RegVal val)
Definition: thread_context.cc:188

Generated on Sun Jul 30 2023 01:56:48 for gem5 by doxygen 1.8.17