gem5  [DEVELOP-FOR-23.0]
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
events.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011, 2016 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2004-2006 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #include "kern/linux/events.hh"
42 
43 #include <sstream>
44 
45 #include "base/output.hh"
46 #include "base/trace.hh"
47 #include "cpu/base.hh"
48 #include "cpu/thread_context.hh"
49 #include "kern/linux/helpers.hh"
50 #include "kern/system_events.hh"
51 #include "sim/core.hh"
52 #include "sim/system.hh"
53 
54 namespace gem5
55 {
56 
57 namespace linux
58 {
59 
60 void
62 {
63  inform("Dumping kernel dmesg buffer to %s...\n", fname);
65  dumpDmesg(tc, *os->stream());
66  simout.close(os);
67 
68  warn(descr());
69 }
70 
71 void
73 {
74  inform("Dumping kernel dmesg buffer to %s...\n", fname);
76  dumpDmesg(tc, *os->stream());
77  simout.close(os);
78 
79  panic(descr());
80 }
81 
82 void
83 onUDelay(ThreadContext *tc, uint64_t div, uint64_t mul, uint64_t time)
84 {
85  // convert parameter to ns
86  if (div)
87  time /= div;
88 
89  time *= mul;
90 
91  // Currently, only ARM full-system simulation uses UDelayEvents to skip
92  // __delay and __loop_delay functions. One form involves setting quiesce
93  // time to 0 with the assumption that quiesce will not happen. To avoid
94  // the quiesce handling in this case, only execute the quiesce if time > 0.
95  if (time > 0)
97 }
98 
99 } // namespace linux
100 } // namespace gem5
gem5::curTick
Tick curTick()
The universal simulation clock.
Definition: cur_tick.hh:46
events.hh
warn
#define warn(...)
Definition: logging.hh:256
system.hh
gem5::PCEvent::descr
std::string descr() const
Definition: pc_event.hh:60
gem5::RiscvISA::div
T div(T rs1, T rs2)
Definition: utility.hh:195
gem5::linux::DmesgDump::process
void process(ThreadContext *tc) override
Definition: events.cc:61
gem5::simout
OutputDirectory simout
Definition: output.cc:62
helpers.hh
gem5::OutputDirectory::create
OutputStream * create(const std::string &name, bool binary=false, bool no_gz=false)
Creates a file in this directory (optionally compressed).
Definition: output.cc:210
gem5::linux::KernelPanic::fname
std::string fname
Definition: events.hh:117
output.hh
gem5::OutputDirectory::close
void close(OutputStream *file)
Closes an output file and free the corresponding OutputFile.
Definition: output.cc:147
gem5::ThreadContext::quiesceTick
void quiesceTick(Tick resume)
Quiesce, suspend, and schedule activate at resume.
Definition: thread_context.cc:174
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
gem5::linux::onUDelay
void onUDelay(ThreadContext *tc, uint64_t div, uint64_t mul, uint64_t time)
Definition: events.cc:83
gem5::linux::dumpDmesg
void dumpDmesg(ThreadContext *tc, std::ostream &os)
Dump Linux's dmesg log buffer to the an output stream.
Definition: helpers.cc:607
inform
#define inform(...)
Definition: logging.hh:257
base.hh
gem5::linux::KernelPanic::process
void process(ThreadContext *tc) override
Definition: events.cc:72
gem5::X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:810
core.hh
system_events.hh
gem5::linux::DmesgDump::fname
std::string fname
Definition: events.hh:96
trace.hh
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::OutputStream
Definition: output.hh:56
thread_context.hh
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:188
gem5::sim_clock::as_int::ns
Tick ns
nanosecond
Definition: core.cc:68

Generated on Sun Jul 30 2023 01:56:57 for gem5 by doxygen 1.8.17