gem5  [DEVELOP-FOR-23.0]
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
noncoherent_xbar.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011-2015, 2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2002-2005 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
46 #ifndef __MEM_NONCOHERENT_XBAR_HH__
47 #define __MEM_NONCOHERENT_XBAR_HH__
48 
49 #include "mem/xbar.hh"
50 #include "params/NoncoherentXBar.hh"
51 
52 namespace gem5
53 {
54 
68 class NoncoherentXBar : public BaseXBar
69 {
70 
71  protected:
72 
79 
86  {
87  private:
88 
91 
94 
95  public:
96 
97  NoncoherentXBarResponsePort(const std::string &_name,
98  NoncoherentXBar &_xbar, PortID _id)
99  : QueuedResponsePort(_name, queue, _id), xbar(_xbar),
100  queue(_xbar, *this)
101  { }
102 
103  protected:
104 
105  bool
106  recvTimingReq(PacketPtr pkt) override
107  {
108  return xbar.recvTimingReq(pkt, id);
109  }
110 
111  Tick
112  recvAtomic(PacketPtr pkt) override
113  {
114  return xbar.recvAtomicBackdoor(pkt, id);
115  }
116 
117  Tick
118  recvAtomicBackdoor(PacketPtr pkt, MemBackdoorPtr &backdoor) override
119  {
120  return xbar.recvAtomicBackdoor(pkt, id, &backdoor);
121  }
122 
123  void
124  recvFunctional(PacketPtr pkt) override
125  {
126  xbar.recvFunctional(pkt, id);
127  }
128 
129  void
131  MemBackdoorPtr &backdoor) override
132  {
133  xbar.recvMemBackdoorReq(req, backdoor);
134  }
135 
137  getAddrRanges() const override
138  {
139  return xbar.getAddrRanges();
140  }
141  };
142 
149  {
150  private:
151 
154 
155  public:
156 
157  NoncoherentXBarRequestPort(const std::string &_name,
158  NoncoherentXBar &_xbar, PortID _id)
159  : RequestPort(_name, _id), xbar(_xbar)
160  { }
161 
162  protected:
163 
164  bool
165  recvTimingResp(PacketPtr pkt) override
166  {
167  return xbar.recvTimingResp(pkt, id);
168  }
169 
170  void
171  recvRangeChange() override
172  {
173  xbar.recvRangeChange(id);
174  }
175 
176  void
177  recvReqRetry() override
178  {
179  xbar.recvReqRetry(id);
180  }
181  };
182 
183  virtual bool recvTimingReq(PacketPtr pkt, PortID cpu_side_port_id);
184  virtual bool recvTimingResp(PacketPtr pkt, PortID mem_side_port_id);
185  void recvReqRetry(PortID mem_side_port_id);
186  Tick recvAtomicBackdoor(PacketPtr pkt, PortID cpu_side_port_id,
187  MemBackdoorPtr *backdoor=nullptr);
188  void recvFunctional(PacketPtr pkt, PortID cpu_side_port_id);
189  void recvMemBackdoorReq(const MemBackdoorReq &req,
190  MemBackdoorPtr &backdoor);
191 
192  public:
193 
194  NoncoherentXBar(const NoncoherentXBarParams &p);
195 
196  virtual ~NoncoherentXBar();
197 };
198 
199 } // namespace gem5
200 
201 #endif //__MEM_NONCOHERENT_XBAR_HH__
gem5::PortID
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:245
gem5::BaseXBar
The base crossbar contains the common elements of the non-coherent and coherent crossbar.
Definition: xbar.hh:71
gem5::NoncoherentXBar::NoncoherentXBarRequestPort
Declaration of the crossbar memory-side port type, one will be instantiated for each of the CPU-side ...
Definition: noncoherent_xbar.hh:148
gem5::RespPacketQueue
Definition: packet_queue.hh:300
xbar.hh
gem5::NoncoherentXBar
A non-coherent crossbar connects a number of non-snooping memory-side ports and cpu_sides,...
Definition: noncoherent_xbar.hh:68
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::recvMemBackdoorReq
void recvMemBackdoorReq(const MemBackdoorReq &req, MemBackdoorPtr &backdoor) override
Receive a request for a back door to a range of memory.
Definition: noncoherent_xbar.hh:130
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::recvFunctional
void recvFunctional(PacketPtr pkt) override
Receive a functional request packet from the peer.
Definition: noncoherent_xbar.hh:124
gem5::NoncoherentXBar::reqLayers
std::vector< ReqLayer * > reqLayers
Declare the layers of this crossbar, one vector for requests and one for responses.
Definition: noncoherent_xbar.hh:77
gem5::NoncoherentXBar::recvFunctional
void recvFunctional(PacketPtr pkt, PortID cpu_side_port_id)
Definition: noncoherent_xbar.cc:296
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::recvAtomicBackdoor
Tick recvAtomicBackdoor(PacketPtr pkt, MemBackdoorPtr &backdoor) override
Receive an atomic request packet from the peer, and optionally provide a backdoor to the data being a...
Definition: noncoherent_xbar.hh:118
gem5::NoncoherentXBar::NoncoherentXBarRequestPort::NoncoherentXBarRequestPort
NoncoherentXBarRequestPort(const std::string &_name, NoncoherentXBar &_xbar, PortID _id)
Definition: noncoherent_xbar.hh:157
std::vector< ReqLayer * >
gem5::NoncoherentXBar::recvAtomicBackdoor
Tick recvAtomicBackdoor(PacketPtr pkt, PortID cpu_side_port_id, MemBackdoorPtr *backdoor=nullptr)
Definition: noncoherent_xbar.cc:247
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::NoncoherentXBarResponsePort
NoncoherentXBarResponsePort(const std::string &_name, NoncoherentXBar &_xbar, PortID _id)
Definition: noncoherent_xbar.hh:97
gem5::RequestPort
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
Definition: port.hh:118
gem5::NoncoherentXBar::NoncoherentXBarRequestPort::recvTimingResp
bool recvTimingResp(PacketPtr pkt) override
Receive a timing response from the peer.
Definition: noncoherent_xbar.hh:165
gem5::NoncoherentXBar::NoncoherentXBarResponsePort
Declaration of the non-coherent crossbar CPU-side port type, one will be instantiated for each of the...
Definition: noncoherent_xbar.hh:85
gem5::NoncoherentXBar::~NoncoherentXBar
virtual ~NoncoherentXBar()
Definition: noncoherent_xbar.cc:93
gem5::VegaISA::p
Bitfield< 54 > p
Definition: pagetable.hh:70
gem5::QueuedResponsePort
A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...
Definition: qport.hh:61
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:294
gem5::NoncoherentXBar::NoncoherentXBarRequestPort::xbar
NoncoherentXBar & xbar
A reference to the crossbar to which this port belongs.
Definition: noncoherent_xbar.hh:153
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::NoncoherentXBar::respLayers
std::vector< RespLayer * > respLayers
Definition: noncoherent_xbar.hh:78
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::xbar
NoncoherentXBar & xbar
A reference to the crossbar to which this port belongs.
Definition: noncoherent_xbar.hh:90
gem5::NoncoherentXBar::NoncoherentXBarRequestPort::recvReqRetry
void recvReqRetry() override
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
Definition: noncoherent_xbar.hh:177
gem5::BaseXBar::recvRangeChange
virtual void recvRangeChange(PortID mem_side_port_id)
Function called by the port when the crossbar is recieving a range change.
Definition: xbar.cc:364
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::recvAtomic
Tick recvAtomic(PacketPtr pkt) override
Receive an atomic request packet from the peer.
Definition: noncoherent_xbar.hh:112
gem5::BaseXBar::getAddrRanges
AddrRangeList getAddrRanges() const
Return the address ranges the crossbar is responsible for.
Definition: xbar.cc:526
gem5::NoncoherentXBar::recvMemBackdoorReq
void recvMemBackdoorReq(const MemBackdoorReq &req, MemBackdoorPtr &backdoor)
Definition: noncoherent_xbar.cc:288
gem5::NoncoherentXBar::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt, PortID cpu_side_port_id)
Definition: noncoherent_xbar.cc:102
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::recvTimingReq
bool recvTimingReq(PacketPtr pkt) override
Receive a timing request from the peer.
Definition: noncoherent_xbar.hh:106
gem5::MemBackdoor
Definition: backdoor.hh:41
gem5::NoncoherentXBar::NoncoherentXBar
NoncoherentXBar(const NoncoherentXBarParams &p)
Definition: noncoherent_xbar.cc:56
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::queue
RespPacketQueue queue
A normal packet queue used to store responses.
Definition: noncoherent_xbar.hh:93
gem5::NoncoherentXBar::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt, PortID mem_side_port_id)
Definition: noncoherent_xbar.cc:180
std::list< AddrRange >
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::MemBackdoorReq
Definition: backdoor.hh:129
gem5::NoncoherentXBar::NoncoherentXBarRequestPort::recvRangeChange
void recvRangeChange() override
Called to receive an address range change from the peer response port.
Definition: noncoherent_xbar.hh:171
gem5::NoncoherentXBar::recvReqRetry
void recvReqRetry(PortID mem_side_port_id)
Definition: noncoherent_xbar.cc:238
gem5::NoncoherentXBar::NoncoherentXBarResponsePort::getAddrRanges
AddrRangeList getAddrRanges() const override
Get a list of the non-overlapping address ranges the owner is responsible for.
Definition: noncoherent_xbar.hh:137
gem5::Named::_name
const std::string _name
Definition: named.hh:41

Generated on Sun Jul 30 2023 01:56:58 for gem5 by doxygen 1.8.17