gem5  [DEVELOP-FOR-23.0]
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
reg_abi.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2020 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_RISCV_REG_ABI_HH__
29 #define __ARCH_RISCV_REG_ABI_HH__
30 
31 #include <vector>
32 
33 #include "sim/syscall_abi.hh"
34 
35 namespace gem5
36 {
37 
38 namespace RiscvISA
39 {
40 
41 //FIXME RISCV needs to handle 64 bit arguments in its 32 bit ISA.
43 {
45 };
46 
48 {
50 };
51 
52 } // namespace RiscvISA
53 
54 namespace guest_abi
55 {
56 
57 // This method will be used if the size of argument type of function is
58 // greater than 4 for Riscv 32.
59 template <typename ABI, typename Arg>
60 struct Argument<ABI, Arg,
61  typename std::enable_if_t<
62  std::is_base_of_v<RiscvISA::RegABI32, ABI> &&
63  std::is_integral_v<Arg> &&
64  ABI::template IsWideV<Arg>>>
65 {
66  static Arg
67  get(ThreadContext *tc, typename ABI::State &state)
68  {
70  "Ran out of syscall argument registers.");
71  return bits(tc->getReg(ABI::ArgumentRegs[state++]), 31, 0);
72  }
73 };
74 
75 }
76 
77 } // namespace gem5
78 
79 #endif // __ARCH_RISCV_REG_ABI_HH__
gem5::RiscvISA::RegABI64::ArgumentRegs
static const std::vector< RegId > ArgumentRegs
Definition: reg_abi.hh:44
gem5::ThreadContext::getReg
virtual RegVal getReg(const RegId &reg) const
Definition: thread_context.cc:180
gem5::RiscvISA::ArgumentRegs
constexpr RegId ArgumentRegs[]
Definition: int.hh:147
gem5::GenericSyscallABI64
Definition: syscall_abi.hh:47
std::vector
STL vector class.
Definition: stl.hh:37
syscall_abi.hh
gem5::guest_abi::Argument< ABI, Arg, typename std::enable_if_t< std::is_base_of_v< RiscvISA::RegABI32, ABI > &&std::is_integral_v< Arg > &&ABI::template IsWideV< Arg > > >::get
static Arg get(ThreadContext *tc, typename ABI::State &state)
Definition: reg_abi.hh:67
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
gem5::RiscvISA::RegABI64
Definition: reg_abi.hh:42
gem5::bits
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Definition: bitfield.hh:76
gem5::GenericSyscallABI32
Definition: syscall_abi.hh:52
gem5::RiscvISA::RegABI32::ArgumentRegs
static const std::vector< RegId > ArgumentRegs
Definition: reg_abi.hh:49
state
atomic_var_t state
Definition: helpers.cc:188
panic_if
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition: logging.hh:214
std
Overload hash function for BasicBlockRange type.
Definition: misc.hh:2909
gem5::guest_abi::Argument
Definition: definition.hh:98
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::RiscvISA::RegABI32
Definition: reg_abi.hh:47

Generated on Sun Jul 30 2023 01:56:49 for gem5 by doxygen 1.8.17