gem5  [DEVELOP-FOR-23.0]
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
ssc.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2022 Arm Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_SSC_H__
39 #define __DEV_ARM_SSC_H__
40 
41 #include "dev/io_device.hh"
42 #include "dev/reg_bank.hh"
43 #include "params/SysSecCtrl.hh"
44 
45 namespace gem5
46 {
47 
49 class SysSecCtrl : public BasicPioDevice
50 {
51  public:
53  SysSecCtrl(const Params &p);
54 
60  Tick read(PacketPtr pkt) override;
61 
67  Tick write(PacketPtr pkt) override;
68 
69  protected:
71  using Space = RegisterBankLE::RegisterRaz;
72  template <size_t Size>
73  using Block = RegisterBankLE::RegisterLBuf<Size>;
74 
102 
104 };
105 
106 } // namespace gem5
107 
108 #endif
gem5::SysSecCtrl::Space
RegisterBankLE::RegisterRaz Space
Definition: ssc.hh:71
io_device.hh
gem5::SysSecCtrl::Register
RegisterBankLE::Register32LE Register
Definition: ssc.hh:70
gem5::SysSecCtrl::read
Tick read(PacketPtr pkt) override
Handle a read to the device.
Definition: ssc.cc:111
gem5::SysSecCtrl::sscPid0
Register sscPid0
Definition: ssc.hh:94
gem5::SysSecCtrl::compid0
Register compid0
Definition: ssc.hh:98
gem5::SysSecCtrl::write
Tick write(PacketPtr pkt) override
All writes are simply ignored.
Definition: ssc.cc:123
gem5::SysSecCtrl::regBank
RegisterBankLE regBank
Definition: ssc.hh:103
gem5::SysSecCtrl::SysSecCtrl
SysSecCtrl(const Params &p)
Definition: ssc.cc:43
gem5::SysSecCtrl::compid1
Register compid1
Definition: ssc.hh:99
gem5::SysSecCtrl::sscChipIdSt
Register sscChipIdSt
Definition: ssc.hh:90
gem5::PioDevice::Params
PioDeviceParams Params
Definition: io_device.hh:134
gem5::SysSecCtrl::space3
Space space3
Definition: ssc.hh:84
gem5::SysSecCtrl::sscSwScratch
Block< 0x80 > sscSwScratch
Definition: ssc.hh:85
gem5::SysSecCtrl::sscSwCapCtrl
Register sscSwCapCtrl
Definition: ssc.hh:88
gem5::SysSecCtrl::space4
Space space4
Definition: ssc.hh:86
gem5::VegaISA::p
Bitfield< 54 > p
Definition: pagetable.hh:70
gem5::SysSecCtrl::space8
Space space8
Definition: ssc.hh:97
gem5::SysSecCtrl::sscSwCap
Block< 0x100 > sscSwCap
Definition: ssc.hh:87
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:294
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::SysSecCtrl::compid3
Register compid3
Definition: ssc.hh:101
gem5::SysSecCtrl::compid2
Register compid2
Definition: ssc.hh:100
gem5::SysSecCtrl::space2
Space space2
Definition: ssc.hh:82
Block
Definition: global.h:77
gem5::SysSecCtrl::sscDbgcfgStat
Register sscDbgcfgStat
Definition: ssc.hh:75
gem5::SysSecCtrl::space1
Space space1
Definition: ssc.hh:80
gem5::SysSecCtrl::sscVersion
Register sscVersion
Definition: ssc.hh:83
gem5::SysSecCtrl::space7
Space space7
Definition: ssc.hh:93
gem5::SysSecCtrl::sscAuxGpretn
Register sscAuxGpretn
Definition: ssc.hh:81
gem5::SysSecCtrl::PARAMS
PARAMS(SysSecCtrl)
gem5::SysSecCtrl::sscPid4
Register sscPid4
Definition: ssc.hh:92
gem5::SysSecCtrl::sscPid1
Register sscPid1
Definition: ssc.hh:95
gem5::SysSecCtrl::space0
Space space0
Definition: ssc.hh:78
gem5::SysSecCtrl::space6
Space space6
Definition: ssc.hh:91
gem5::SysSecCtrl::sscAuxDbgcfg
Register sscAuxDbgcfg
Definition: ssc.hh:79
gem5::SysSecCtrl
System Security Control registers.
Definition: ssc.hh:49
gem5::SysSecCtrl::sscDbgcfgClr
Register sscDbgcfgClr
Definition: ssc.hh:77
gem5::RegisterBank< ByteOrder::little >
gem5::SysSecCtrl::sscPid2
Register sscPid2
Definition: ssc.hh:96
gem5::SysSecCtrl::sscDbgcfgSet
Register sscDbgcfgSet
Definition: ssc.hh:76
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::BasicPioDevice
Definition: io_device.hh:147
reg_bank.hh
gem5::SysSecCtrl::space5
Space space5
Definition: ssc.hh:89
gem5::RegisterBank< ByteOrder::little >::Register32LE
Register< uint32_t, ByteOrder::little > Register32LE
Definition: reg_bank.hh:880

Generated on Sun Jul 30 2023 01:56:55 for gem5 by doxygen 1.8.17