gem5 v24.0.0.0
|
Classes | |
struct | ChanRegs |
struct | DmaDesc |
struct | Reg |
struct | Regs |
Variables | |
const uint32_t | GEN_CHANCOUNT = 0x00 |
const uint32_t | GEN_XFERCAP = 0x01 |
const uint32_t | GEN_INTRCTRL = 0x03 |
const uint32_t | GEN_ATTNSTATUS = 0x04 |
const uint32_t | CHAN_CONTROL = 0x00 |
const uint32_t | CHAN_STATUS = 0x04 |
const uint32_t | CHAN_CHAINADDR = 0x0C |
const uint32_t | CHAN_CHAINADDR_LOW = 0x0C |
const uint32_t | CHAN_CHAINADDR_HIGH = 0x10 |
const uint32_t | CHAN_COMMAND = 0x14 |
const uint32_t | CHAN_CMPLNADDR = 0x18 |
const uint32_t | CHAN_CMPLNADDR_LOW = 0x18 |
const uint32_t | CHAN_CMPLNADDR_HIGH = 0x1C |
const uint32_t | CHAN_ERROR = 0x28 |
const uint32_t | DESC_CTRL_INT_GEN = 0x00000001 |
const uint32_t | DESC_CTRL_SRC_SN = 0x00000002 |
const uint32_t | DESC_CTRL_DST_SN = 0x00000004 |
const uint32_t | DESC_CTRL_CP_STS = 0x00000008 |
const uint32_t | DESC_CTRL_FRAME = 0x00000010 |
const uint32_t | DESC_CTRL_NULL = 0x00000020 |
const uint32_t gem5::copy_engine_reg::CHAN_CHAINADDR = 0x0C |
Definition at line 52 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_CHAINADDR_HIGH = 0x10 |
Definition at line 54 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_CHAINADDR_LOW = 0x0C |
Definition at line 53 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::CHAN_CMPLNADDR = 0x18 |
Definition at line 56 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_CMPLNADDR_HIGH = 0x1C |
Definition at line 58 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_CMPLNADDR_LOW = 0x18 |
Definition at line 57 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::CHAN_COMMAND = 0x14 |
Definition at line 55 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_CONTROL = 0x00 |
Definition at line 50 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_ERROR = 0x28 |
Definition at line 59 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::CHAN_STATUS = 0x04 |
Definition at line 51 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::channelRead(), and gem5::CopyEngine::CopyEngineChannel::channelWrite().
const uint32_t gem5::copy_engine_reg::DESC_CTRL_CP_STS = 0x00000008 |
Definition at line 65 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::fetchDescComplete(), and gem5::CopyEngine::CopyEngineChannel::writeCopyBytesComplete().
const uint32_t gem5::copy_engine_reg::DESC_CTRL_DST_SN = 0x00000004 |
Definition at line 64 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::DESC_CTRL_FRAME = 0x00000010 |
Definition at line 66 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::DESC_CTRL_INT_GEN = 0x00000001 |
Definition at line 62 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::DESC_CTRL_NULL = 0x00000020 |
Definition at line 67 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::CopyEngineChannel::fetchDescComplete().
const uint32_t gem5::copy_engine_reg::DESC_CTRL_SRC_SN = 0x00000002 |
Definition at line 63 of file copy_engine_defs.hh.
const uint32_t gem5::copy_engine_reg::GEN_ATTNSTATUS = 0x04 |
Definition at line 46 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::read(), and gem5::CopyEngine::write().
const uint32_t gem5::copy_engine_reg::GEN_CHANCOUNT = 0x00 |
Definition at line 43 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::read(), and gem5::CopyEngine::write().
const uint32_t gem5::copy_engine_reg::GEN_INTRCTRL = 0x03 |
Definition at line 45 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::read(), and gem5::CopyEngine::write().
const uint32_t gem5::copy_engine_reg::GEN_XFERCAP = 0x01 |
Definition at line 44 of file copy_engine_defs.hh.
Referenced by gem5::CopyEngine::read(), and gem5::CopyEngine::write().