gem5 v24.0.0.0
Loading...
Searching...
No Matches
vector_element_traits.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2020 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#ifndef __ARCH_ARM_VECTOR_ELEMENT_TRAITS_HH__
39#define __ARCH_ARM_VECTOR_ELEMENT_TRAITS_HH__
40
41#include <type_traits>
42
43namespace gem5 {
44namespace ArmISA {
45namespace vector_element_traits {
46
47
48// Make an integral type with the size of IntDestElemType but the
49// signed-ness of IntSrcElemType. The size of IntDestElemType must be
50// greater than or equal to the size of IntSrcElemType.
51template<typename IntDestElemType,
52 typename IntSrcElemType>
54{
55 public:
56 static_assert(std::is_integral<IntDestElemType>::value
57 && std::is_integral<IntSrcElemType>::value
58 && sizeof(IntDestElemType) >= sizeof(IntSrcElemType),
59 "Extended Element Dest and Src types must both be "
60 "integer types, and Dest must be at least as large "
61 "as Src.");
62 using type = typename std::conditional<
63 std::is_signed<IntSrcElemType>::value,
64 typename std::make_signed<IntDestElemType>::type,
65 typename std::make_unsigned<IntDestElemType>::type>::type;
66};
67
68
69} // namespace vector_element_traits
70} // namespace ArmISA
71} // namespace gem5
72
73#endif // __ARCH_ARM_VECTOR_ELEMENT_TRAITS_HH__
typename std::conditional< std::is_signed< IntSrcElemType >::value, typename std::make_signed< IntDestElemType >::type, typename std::make_unsigned< IntDestElemType >::type >::type type
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36

Generated on Tue Jun 18 2024 16:23:56 for gem5 by doxygen 1.11.0