gem5  v20.0.0.3
RiscvISA::Decoder Member List

This is the complete list of members for RiscvISA::Decoder, including all inherited members.

alignedRiscvISA::Decoderprivate
compressed(ExtMachInst inst)RiscvISA::Decoderinline
decode(ExtMachInst mach_inst, Addr addr)RiscvISA::Decoder
decode(RiscvISA::PCState &nextPC)RiscvISA::Decoder
decodeInst(ExtMachInst mach_inst)RiscvISA::Decoder
Decoder(ISA *isa=nullptr)RiscvISA::Decoderinline
emiRiscvISA::Decoderprotected
instDoneRiscvISA::Decoderprotected
instMapRiscvISA::Decoderprivate
instReady()RiscvISA::Decoderinline
midRiscvISA::Decoderprivate
moreRiscvISA::Decoderprivate
moreBytes(const PCState &pc, Addr fetchPC, MachInst inst)RiscvISA::Decoder
needMoreBytes()RiscvISA::Decoderinline
process()RiscvISA::Decoderinline
reset()RiscvISA::Decoder
takeOverFrom(Decoder *old)RiscvISA::Decoderinline

Generated on Fri Jul 3 2020 15:53:52 for gem5 by doxygen 1.8.13