gem5
v20.1.0.0
arch
riscv
insts
compressed.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015 RISC-V Foundation
3
* Copyright (c) 2017 The University of Virginia
4
* All rights reserved.
5
*
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are
8
* met: redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer;
10
* redistributions in binary form must reproduce the above copyright
11
* notice, this list of conditions and the following disclaimer in the
12
* documentation and/or other materials provided with the distribution;
13
* neither the name of the copyright holders nor the names of its
14
* contributors may be used to endorse or promote products derived from
15
* this software without specific prior written permission.
16
*
17
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
*/
29
30
#ifndef __ARCH_RISCV_INSTS_COMPRESSED_HH__
31
#define __ARCH_RISCV_INSTS_COMPRESSED_HH__
32
33
#include <string>
34
35
#include "
arch/riscv/insts/static_inst.hh
"
36
#include "
cpu/static_inst.hh
"
37
38
namespace
RiscvISA
39
{
40
44
class
CompRegOp
:
public
RiscvStaticInst
45
{
46
protected
:
47
using
RiscvStaticInst::RiscvStaticInst;
48
49
std::string
generateDisassembly
(
50
Addr
pc
,
const
Loader::SymbolTable
*symtab)
const override
;
51
};
52
53
}
54
55
#endif // __ARCH_RISCV_INSTS_COMPRESSED_HH__
RiscvISA::CompRegOp::generateDisassembly
std::string generateDisassembly(Addr pc, const Loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition:
compressed.cc:42
RiscvISA::pc
Bitfield< 4 > pc
Definition:
pra_constants.hh:240
Loader::SymbolTable
Definition:
symtab.hh:59
RiscvISA::CompRegOp
Base class for compressed operations that work only on registers.
Definition:
compressed.hh:44
RiscvISA
Definition:
fs_workload.cc:36
static_inst.hh
static_inst.hh
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition:
types.hh:142
RiscvISA::RiscvStaticInst
Base class for all RISC-V static instructions.
Definition:
static_inst.hh:46
Generated on Wed Sep 30 2020 14:02:07 for gem5 by
doxygen
1.8.17