gem5
v20.1.0.0
arch
x86
emulenv.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2007 The Hewlett-Packard Development Company
3
* All rights reserved.
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#include "
arch/x86/emulenv.hh
"
39
40
#include <cassert>
41
42
#include "
base/logging.hh
"
43
44
using namespace
X86ISA
;
45
46
void
EmulEnv::doModRM
(
const
ExtMachInst
& machInst)
47
{
48
assert(machInst.
modRM
.mod != 3);
49
//Use the SIB byte for addressing if the modrm byte calls for it.
50
if
(machInst.
modRM
.rm == 4 && machInst.
addrSize
!= 2) {
51
scale
= 1 << machInst.
sib
.scale;
52
index
= machInst.
sib
.index | (machInst.
rex
.x << 3);
53
base
= machInst.
sib
.base | (machInst.
rex
.b << 3);
54
//In this special case, we don't use a base. The displacement also
55
//changes, but that's managed by the decoder.
56
if
(machInst.
sib
.base == INTREG_RBP && machInst.
modRM
.mod == 0)
57
base
=
NUM_INTREGS
;
58
//In -this- special case, we don't use an index.
59
if
(
index
== INTREG_RSP)
60
index
=
NUM_INTREGS
;
61
}
else
{
62
if
(machInst.
addrSize
== 2) {
63
unsigned
rm
= machInst.
modRM
.rm;
64
if
(
rm
<= 3) {
65
scale
= 1;
66
if
(
rm
< 2) {
67
base
= INTREG_RBX;
68
}
else
{
69
base
= INTREG_RBP;
70
}
71
index
= (
rm
% 2) ? INTREG_RDI : INTREG_RSI;
72
}
else
{
73
scale
= 0;
74
switch
(
rm
) {
75
case
4:
76
base
= INTREG_RSI;
77
break
;
78
case
5:
79
base
= INTREG_RDI;
80
break
;
81
case
6:
82
base
= INTREG_RBP;
83
break
;
84
case
7:
85
base
= INTREG_RBX;
86
break
;
87
}
88
}
89
}
else
{
90
scale
= 0;
91
base
= machInst.
modRM
.rm | (machInst.
rex
.b << 3);
92
if
(machInst.
modRM
.mod == 0 && machInst.
modRM
.rm == 5) {
93
//Since we need to use a different encoding of this
94
//instruction anyway, just ignore the base in those cases
95
base
=
NUM_INTREGS
;
96
}
97
}
98
}
99
//Figure out what segment to use. This won't be entirely accurate since
100
//the presence of a displacement is supposed to make the instruction
101
//default to the data segment.
102
if
((
base
!= INTREG_RBP &&
base
!= INTREG_RSP) || machInst.
dispSize
) {
103
seg
=
SEGMENT_REG_DS
;
104
//Handle any segment override that might have been in the instruction
105
int
segFromInst = machInst.
legacy
.seg;
106
if
(segFromInst)
107
seg
= (
SegmentRegIndex
)(segFromInst - 1);
108
}
else
{
109
seg
=
SEGMENT_REG_SS
;
110
}
111
}
112
113
void
EmulEnv::setSeg
(
const
ExtMachInst
& machInst)
114
{
115
seg
=
SEGMENT_REG_DS
;
116
//Handle any segment override that might have been in the instruction
117
int
segFromInst = machInst.
legacy
.seg;
118
if
(segFromInst)
119
seg
= (
SegmentRegIndex
)(segFromInst - 1);
120
}
X86ISA::EmulEnv::doModRM
void doModRM(const ExtMachInst &machInst)
Definition:
emulenv.cc:46
X86ISA::EmulEnv::base
RegIndex base
Definition:
emulenv.hh:55
X86ISA::EmulEnv::setSeg
void setSeg(const ExtMachInst &machInst)
Definition:
emulenv.cc:113
X86ISA::EmulEnv::index
RegIndex index
Definition:
emulenv.hh:54
X86ISA::ExtMachInst::addrSize
uint8_t addrSize
Definition:
types.hh:226
X86ISA::ExtMachInst
Definition:
types.hh:198
X86ISA::SegmentRegIndex
SegmentRegIndex
Definition:
segment.hh:43
X86ISA
This is exposed globally, independent of the ISA.
Definition:
acpi.hh:55
X86ISA::ExtMachInst::modRM
ModRM modRM
Definition:
types.hh:217
X86ISA::EmulEnv::scale
uint8_t scale
Definition:
emulenv.hh:53
X86ISA::SEGMENT_REG_DS
@ SEGMENT_REG_DS
Definition:
segment.hh:48
X86ISA::SEGMENT_REG_SS
@ SEGMENT_REG_SS
Definition:
segment.hh:47
emulenv.hh
ArmISA::NUM_INTREGS
@ NUM_INTREGS
Definition:
intregs.hh:123
X86ISA::ExtMachInst::rex
Rex rex
Definition:
types.hh:206
logging.hh
X86ISA::ExtMachInst::sib
Sib sib
Definition:
types.hh:218
X86ISA::ExtMachInst::dispSize
uint8_t dispSize
Definition:
types.hh:230
X86ISA::ExtMachInst::legacy
LegacyPrefixVector legacy
Definition:
types.hh:205
X86ISA::rm
Bitfield< 2, 0 > rm
Definition:
types.hh:88
X86ISA::EmulEnv::seg
SegmentRegIndex seg
Definition:
emulenv.hh:52
Generated on Wed Sep 30 2020 14:02:07 for gem5 by
doxygen
1.8.17