gem5  v20.1.0.0
inteltrace.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2001-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #include "cpu/inteltrace.hh"
30 
31 #include <iomanip>
32 
33 #include "config/the_isa.hh"
34 #include "cpu/exetrace.hh"
35 #include "cpu/static_inst.hh"
36 
37 using namespace std;
38 using namespace TheISA;
39 
40 namespace Trace {
41 
42 void
44 {
45  ostream &outs = Trace::output();
46  ccprintf(outs, "%7d ) ", when);
47  outs << "0x" << hex << pc.instAddr() << ":\t";
48  if (staticInst->isLoad()) {
49  ccprintf(outs, "<RD %#x>", addr);
50  } else if (staticInst->isStore()) {
51  ccprintf(outs, "<WR %#x>", addr);
52  }
53  outs << endl;
54 }
55 
56 } // namespace Trace
57 
59 //
60 // ExeTracer Simulation Object
61 //
63 IntelTraceParams::create()
64 {
65  return new Trace::IntelTrace(this);
66 }
Trace
Definition: nativetrace.cc:52
TheISA
Definition: decode_cache.hh:37
exetrace.hh
MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:240
static_inst.hh
Trace::output
std::ostream & output()
Get the ostream from the current global logger.
Definition: trace.cc:77
std
Overload hash function for BasicBlockRange type.
Definition: vec_reg.hh:587
inteltrace.hh
addr
ip6_addr_t addr
Definition: inet.hh:423
ccprintf
void ccprintf(cp::Print &print)
Definition: cprintf.hh:127
Trace::IntelTrace
Definition: inteltrace.hh:56
Trace::IntelTraceRecord::dump
void dump()
Definition: inteltrace.cc:43

Generated on Wed Sep 30 2020 14:02:08 for gem5 by doxygen 1.8.17