gem5  v20.1.0.0
smmu_v3_ports.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013, 2018-2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "dev/arm/smmu_v3_ports.hh"
39 
40 #include "base/logging.hh"
41 #include "dev/arm/smmu_v3.hh"
43 
44 SMMURequestPort::SMMURequestPort(const std::string &_name, SMMUv3 &_smmu) :
45  RequestPort(_name, &_smmu),
46  smmu(_smmu)
47 {}
48 
49 bool
51 {
52  return smmu.recvTimingResp(pkt);
53 }
54 
55 void
57 {
58  return smmu.recvReqRetry();
59 }
60 
61 SMMUTableWalkPort::SMMUTableWalkPort(const std::string &_name,
62  SMMUv3 &_smmu) :
63  RequestPort(_name, &_smmu),
64  smmu(_smmu)
65 {}
66 
67 bool
69 {
70  return smmu.tableWalkRecvTimingResp(pkt);
71 }
72 
73 void
75 {
76  return smmu.tableWalkRecvReqRetry();
77 }
78 
79 SMMUDevicePort::SMMUDevicePort(const std::string &_name,
81  PortID _id)
82 :
83  QueuedResponsePort(_name, &_ifc, respQueue, _id),
84  ifc(_ifc),
85  respQueue(_ifc, *this)
86 {}
87 
88 void
90 {
92  recvAtomic(pkt);
93 }
94 
95 Tick
97 {
98  return ifc.recvAtomic(pkt);
99 }
100 
101 bool
103 {
104  return ifc.recvTimingReq(pkt);
105 }
106 
107 SMMUControlPort::SMMUControlPort(const std::string &_name,
108  SMMUv3 &_smmu, AddrRange _addrRange)
109 :
110  SimpleTimingPort(_name, &_smmu),
111  smmu(_smmu),
112  addrRange(_addrRange)
113 {}
114 
115 Tick
117 {
118  Addr addr = pkt->getAddr();
119  unsigned size = pkt->getSize();
120 
121  if (!addrRange.contains(addr) || !addrRange.contains(addr+size))
122  panic("SMMU: invalid address on control port %x, packet size %d",
123  addr, size);
124 
125  // @todo: We need to pay for this and not just zero it out
126  pkt->headerDelay = pkt->payloadDelay = 0;
127 
128  return pkt->isRead() ? smmu.readControl(pkt) : smmu.writeControl(pkt);
129 }
130 
133 {
135  list.push_back(addrRange);
136  return list;
137 }
138 
139 SMMUATSMemoryPort::SMMUATSMemoryPort(const std::string &_name,
140  SMMUv3DeviceInterface &_ifc) :
141  QueuedRequestPort(_name, &_ifc, reqQueue, snoopRespQueue),
142  ifc(_ifc),
143  reqQueue(_ifc, *this),
144  snoopRespQueue(_ifc, *this)
145 {}
146 
147 bool
149 {
150  return ifc.atsRecvTimingResp(pkt);
151 }
152 
153 SMMUATSDevicePort::SMMUATSDevicePort(const std::string &_name,
154  SMMUv3DeviceInterface &_ifc) :
155  QueuedResponsePort(_name, &_ifc, respQueue),
156  ifc(_ifc),
157  respQueue(_ifc, *this)
158 {}
159 
160 void
162 {
163  panic("Functional access on ATS port!");
164 }
165 
166 Tick
168 {
169  return ifc.atsRecvAtomic(pkt);
170 }
171 
172 bool
174 {
175  return ifc.atsRecvTimingReq(pkt);
176 }
SMMUControlPort::SMMUControlPort
SMMUControlPort(const std::string &_name, SMMUv3 &_smmu, AddrRange _addrRange)
Definition: smmu_v3_ports.cc:107
SMMURequestPort::recvReqRetry
virtual void recvReqRetry()
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
Definition: smmu_v3_ports.cc:56
SMMUDevicePort::recvFunctional
virtual void recvFunctional(PacketPtr pkt)
Receive a functional request packet from the peer.
Definition: smmu_v3_ports.cc:89
Packet::getAddr
Addr getAddr() const
Definition: packet.hh:754
Packet::payloadDelay
uint32_t payloadDelay
The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...
Definition: packet.hh:412
SMMUv3::recvTimingResp
bool recvTimingResp(PacketPtr pkt)
Definition: smmu_v3.cc:127
Packet::isRead
bool isRead() const
Definition: packet.hh:556
SMMUv3DeviceInterface::atsRecvTimingResp
bool atsRecvTimingResp(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:214
SMMUv3DeviceInterface::recvTimingReq
bool recvTimingReq(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:139
SMMUATSDevicePort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:126
Tick
uint64_t Tick
Tick count type.
Definition: types.hh:63
PortID
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:237
sc_dt::list
static scfx_rep_node * list
Definition: scfx_rep.cc:368
AddrRange::contains
bool contains(const Addr &a) const
Determine if the range contains an address.
Definition: addr_range.hh:435
Packet::getSize
unsigned getSize() const
Definition: packet.hh:764
Packet::headerDelay
uint32_t headerDelay
The extra delay from seeing the packet until the header is transmitted.
Definition: packet.hh:394
SMMURequestPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:50
SMMUv3DeviceInterface
Definition: smmu_v3_deviceifc.hh:55
SMMUTableWalkPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:64
SMMUATSMemoryPort::SMMUATSMemoryPort
SMMUATSMemoryPort(const std::string &_name, SMMUv3DeviceInterface &_ifc)
Definition: smmu_v3_ports.cc:139
smmu_v3_ports.hh
AddrRange
The AddrRange class encapsulates an address range, and supports a number of tests to check if two ran...
Definition: addr_range.hh:68
QueuedRequestPort
The QueuedRequestPort combines two queues, a request queue and a snoop response queue,...
Definition: qport.hh:106
SMMUDevicePort::SMMUDevicePort
SMMUDevicePort(const std::string &_name, SMMUv3DeviceInterface &_ifc, PortID _id=InvalidPortID)
Definition: smmu_v3_ports.cc:79
SMMUControlPort::getAddrRanges
virtual AddrRangeList getAddrRanges() const
Get a list of the non-overlapping address ranges the owner is responsible for.
Definition: smmu_v3_ports.cc:132
QueuedResponsePort
A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...
Definition: qport.hh:58
SMMUDevicePort::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt)
Receive a timing request from the peer.
Definition: smmu_v3_ports.cc:102
SMMURequestPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:50
SMMUv3::readControl
Tick readControl(PacketPtr pkt)
Definition: smmu_v3.cc:581
RequestPort
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
Definition: port.hh:74
SMMUTableWalkPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:68
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
SMMUATSMemoryPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:148
SMMUControlPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:97
smmu_v3_deviceifc.hh
SMMUATSDevicePort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:167
SMMUv3::recvReqRetry
void recvReqRetry()
Definition: smmu_v3.cc:144
SMMUDevicePort::respQueue
RespPacketQueue respQueue
Definition: smmu_v3_ports.hh:78
SMMUv3DeviceInterface::atsRecvAtomic
Tick atsRecvAtomic(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:171
smmu_v3.hh
SMMUv3::tableWalkRecvReqRetry
void tableWalkRecvReqRetry()
Definition: smmu_v3.cc:190
SimpleTimingPort
The simple timing port uses a queued port to implement recvFunctional and recvTimingReq through recvA...
Definition: tport.hh:59
PacketQueue::trySatisfyFunctional
bool trySatisfyFunctional(PacketPtr pkt)
Check the list of buffered packets against the supplied functional request.
Definition: packet_queue.cc:84
SMMUDevicePort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:96
SMMUv3DeviceInterface::recvAtomic
Tick recvAtomic(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:123
SMMUTableWalkPort::recvReqRetry
virtual void recvReqRetry()
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
Definition: smmu_v3_ports.cc:74
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
SMMUv3::writeControl
Tick writeControl(PacketPtr pkt)
Definition: smmu_v3.cc:614
SMMUv3DeviceInterface::atsRecvTimingReq
bool atsRecvTimingReq(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:189
addr
ip6_addr_t addr
Definition: inet.hh:423
logging.hh
SMMUATSDevicePort::SMMUATSDevicePort
SMMUATSDevicePort(const std::string &_name, SMMUv3DeviceInterface &_ifc)
Definition: smmu_v3_ports.cc:153
SMMUATSMemoryPort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:112
SMMUControlPort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:116
SMMUATSDevicePort::recvFunctional
virtual void recvFunctional(PacketPtr pkt)
Receive a functional request packet from the peer.
Definition: smmu_v3_ports.cc:161
SMMUATSDevicePort::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt)
Receive a timing request from the peer.
Definition: smmu_v3_ports.cc:173
SMMUv3
Definition: smmu_v3.hh:81
SMMURequestPort::SMMURequestPort
SMMURequestPort(const std::string &_name, SMMUv3 &_smmu)
Definition: smmu_v3_ports.cc:44
SMMUv3::tableWalkRecvTimingResp
bool tableWalkRecvTimingResp(PacketPtr pkt)
Definition: smmu_v3.cc:173
std::list< AddrRange >
SMMUTableWalkPort::SMMUTableWalkPort
SMMUTableWalkPort(const std::string &_name, SMMUv3 &_smmu)
Definition: smmu_v3_ports.cc:61
SMMUControlPort::addrRange
AddrRange addrRange
Definition: smmu_v3_ports.hh:98
SMMUDevicePort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:77
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:171

Generated on Wed Sep 30 2020 14:02:10 for gem5 by doxygen 1.8.17