gem5  v20.1.0.0
t1000.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2004-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
33 #include "dev/sparc/t1000.hh"
34 
35 #include <deque>
36 #include <string>
37 #include <vector>
38 
39 #include "cpu/intr_control.hh"
40 #include "sim/system.hh"
41 
42 using namespace std;
43 
45  : Platform(p), system(p->system)
46 {}
47 
48 void
50 {
51  warn_once("Don't know what interrupt to post for console.\n");
52  //panic("Need implementation\n");
53 }
54 
55 void
57 {
58  warn_once("Don't know what interrupt to clear for console.\n");
59  //panic("Need implementation\n");
60 }
61 
62 void
64 {
65  panic("Need implementation\n");
66 }
67 
68 void
70 {
71  panic("Need implementation\n");
72 }
73 
74 Addr
75 T1000::pciToDma(Addr pciAddr) const
76 {
77  panic("Need implementation\n");
78  M5_DUMMY_RETURN
79 }
80 
81 
82 Addr
83 T1000::calcPciConfigAddr(int bus, int dev, int func)
84 {
85  panic("Need implementation\n");
86  M5_DUMMY_RETURN
87 }
88 
89 Addr
91 {
92  panic("Need implementation\n");
93  M5_DUMMY_RETURN
94 }
95 
96 Addr
98 {
99  panic("Need implementation\n");
100  M5_DUMMY_RETURN
101 }
102 
103 T1000 *
104 T1000Params::create()
105 {
106  return new T1000(this);
107 }
system.hh
t1000.hh
warn_once
#define warn_once(...)
Definition: logging.hh:243
X86ISA::system
Bitfield< 15 > system
Definition: misc.hh:997
T1000::postPciInt
virtual void postPciInt(int line)
Cause the chipset to post a cpi interrupt to the CPU.
Definition: t1000.cc:63
T1000::calcPciMemAddr
virtual Addr calcPciMemAddr(Addr addr)
Calculate the address for a memory location on the PCI bus.
Definition: t1000.cc:97
Platform
Definition: platform.hh:49
T1000::pciToDma
virtual Addr pciToDma(Addr pciAddr) const
Definition: t1000.cc:75
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
Platform::Params
PlatformParams Params
Definition: platform.hh:56
T1000::postConsoleInt
virtual void postConsoleInt()
Cause the cpu to post a serial interrupt to the CPU.
Definition: t1000.cc:49
std
Overload hash function for BasicBlockRange type.
Definition: vec_reg.hh:587
intr_control.hh
T1000::clearPciInt
virtual void clearPciInt(int line)
Clear a posted PCI->CPU interrupt.
Definition: t1000.cc:69
addr
ip6_addr_t addr
Definition: inet.hh:423
T1000::clearConsoleInt
virtual void clearConsoleInt()
Clear a posted CPU interrupt.
Definition: t1000.cc:56
T1000::T1000
T1000(const Params *p)
Constructor for the Tsunami Class.
Definition: t1000.cc:44
T1000::calcPciIOAddr
virtual Addr calcPciIOAddr(Addr addr)
Calculate the address for an IO location on the PCI bus.
Definition: t1000.cc:90
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
T1000
Definition: t1000.hh:44
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:171
T1000::calcPciConfigAddr
virtual Addr calcPciConfigAddr(int bus, int dev, int func)
Calculate the configuration address given a bus/dev/func.
Definition: t1000.cc:83

Generated on Wed Sep 30 2020 14:02:11 for gem5 by doxygen 1.8.17