gem5  v20.1.0.0
tme64classic.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2020 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "arch/arm/faults.hh"
39 #include "arch/arm/insts/tme64.hh"
40 
41 using namespace ArmISA;
42 
43 namespace ArmISAInst {
44 
45 Fault
46 Tstart64::initiateAcc(ExecContext *xc,
47  Trace::InstRecord *traceData) const
48 {
49  return std::make_shared<UndefinedInstruction>(machInst,
50  false,
51  mnemonic);
52 }
53 
54 Fault
55 Tstart64::completeAcc(PacketPtr pkt, ExecContext *xc,
56  Trace::InstRecord *traceData) const
57 {
58  return std::make_shared<UndefinedInstruction>(machInst,
59  false,
60  mnemonic);
61 }
62 
63 Fault
64 Ttest64::execute(
65  ExecContext *xc, Trace::InstRecord *traceData) const
66 {
67  return std::make_shared<UndefinedInstruction>(machInst,
68  false,
69  mnemonic);
70 }
71 
72 Fault
73 Tcancel64::initiateAcc(ExecContext *xc,
74  Trace::InstRecord *traceData) const
75 {
76  return std::make_shared<UndefinedInstruction>(machInst,
77  false,
78  mnemonic);
79 }
80 
81 Fault
82 Tcancel64::completeAcc(PacketPtr pkt, ExecContext *xc,
83  Trace::InstRecord *traceData) const
84 {
85  return std::make_shared<UndefinedInstruction>(machInst,
86  false,
87  mnemonic);
88 }
89 
90 Fault
91 MicroTcommit64::initiateAcc(ExecContext *xc,
92  Trace::InstRecord *traceData) const
93 {
94  return std::make_shared<UndefinedInstruction>(machInst,
95  false,
96  mnemonic);
97 }
98 
99 Fault
100 MicroTcommit64::completeAcc(PacketPtr pkt, ExecContext *xc,
101  Trace::InstRecord *traceData) const
102 {
103  return std::make_shared<UndefinedInstruction>(machInst,
104  false,
105  mnemonic);
106 
107 }
108 
109 } // namespace
Trace::InstRecord
Definition: insttracer.hh:55
tme64.hh
ArmISA
Definition: ccregs.hh:41
Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:240
ArmISAInst
Definition: tme64.cc:45
ExecContext
The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...
Definition: exec_context.hh:70
faults.hh
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257

Generated on Wed Sep 30 2020 14:02:00 for gem5 by doxygen 1.8.17