gem5
v20.1.0.0
arch
x86
pagetable.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2007 The Hewlett-Packard Development Company
3
* All rights reserved.
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#include "
arch/x86/pagetable.hh
"
39
40
#include <cmath>
41
42
#include "
arch/x86/isa_traits.hh
"
43
#include "
sim/serialize.hh
"
44
45
namespace
X86ISA
46
{
47
48
TlbEntry::TlbEntry
()
49
: paddr(0),
vaddr
(0), logBytes(0),
writable
(0),
50
user(true), uncacheable(0), global(false), patBit(0),
51
noExec(false), lruSeq(0)
52
{
53
}
54
55
TlbEntry::TlbEntry
(
Addr
asn,
Addr
_vaddr,
Addr
_paddr,
56
bool
uncacheable,
bool
read_only) :
57
paddr(_paddr),
vaddr
(_vaddr), logBytes(
PageShift
),
writable
(!read_only),
58
user(true), uncacheable(uncacheable), global(false), patBit(0),
59
noExec(false), lruSeq(0)
60
{}
61
62
void
63
TlbEntry::serialize
(
CheckpointOut
&
cp
)
const
64
{
65
SERIALIZE_SCALAR
(
paddr
);
66
SERIALIZE_SCALAR
(
vaddr
);
67
SERIALIZE_SCALAR
(
logBytes
);
68
SERIALIZE_SCALAR
(
writable
);
69
SERIALIZE_SCALAR
(
user
);
70
SERIALIZE_SCALAR
(
uncacheable
);
71
SERIALIZE_SCALAR
(
global
);
72
SERIALIZE_SCALAR
(
patBit
);
73
SERIALIZE_SCALAR
(
noExec
);
74
SERIALIZE_SCALAR
(
lruSeq
);
75
}
76
77
void
78
TlbEntry::unserialize
(
CheckpointIn
&
cp
)
79
{
80
UNSERIALIZE_SCALAR
(
paddr
);
81
UNSERIALIZE_SCALAR
(
vaddr
);
82
UNSERIALIZE_SCALAR
(
logBytes
);
83
UNSERIALIZE_SCALAR
(
writable
);
84
UNSERIALIZE_SCALAR
(
user
);
85
UNSERIALIZE_SCALAR
(
uncacheable
);
86
UNSERIALIZE_SCALAR
(
global
);
87
UNSERIALIZE_SCALAR
(
patBit
);
88
UNSERIALIZE_SCALAR
(
noExec
);
89
UNSERIALIZE_SCALAR
(
lruSeq
);
90
}
91
92
}
pagetable.hh
X86ISA::writable
Bitfield< 12 > writable
Definition:
misc.hh:994
serialize.hh
UNSERIALIZE_SCALAR
#define UNSERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:797
X86ISA::TlbEntry::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition:
pagetable.cc:78
X86ISA::TlbEntry::logBytes
unsigned logBytes
Definition:
pagetable.hh:73
X86ISA::TlbEntry::vaddr
Addr vaddr
Definition:
pagetable.hh:71
X86ISA::TlbEntry::uncacheable
bool uncacheable
Definition:
pagetable.hh:84
X86ISA::TlbEntry::TlbEntry
TlbEntry()
Definition:
pagetable.cc:48
X86ISA::TlbEntry::paddr
Addr paddr
Definition:
pagetable.hh:68
cp
Definition:
cprintf.cc:40
MipsISA::vaddr
vaddr
Definition:
pra_constants.hh:275
X86ISA::PageShift
const Addr PageShift
Definition:
isa_traits.hh:47
X86ISA::TlbEntry::writable
bool writable
Definition:
pagetable.hh:77
isa_traits.hh
X86ISA::TlbEntry::lruSeq
uint64_t lruSeq
Definition:
pagetable.hh:92
X86ISA::TlbEntry::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition:
pagetable.cc:63
X86ISA::TlbEntry::global
bool global
Definition:
pagetable.hh:86
X86ISA
This is exposed globally, independent of the ISA.
Definition:
acpi.hh:55
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition:
types.hh:142
X86ISA::TlbEntry::noExec
bool noExec
Definition:
pagetable.hh:90
SERIALIZE_SCALAR
#define SERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:790
CheckpointOut
std::ostream CheckpointOut
Definition:
serialize.hh:63
X86ISA::TlbEntry::patBit
bool patBit
Definition:
pagetable.hh:88
CheckpointIn
Definition:
serialize.hh:67
X86ISA::TlbEntry::user
bool user
Definition:
pagetable.hh:79
Generated on Wed Sep 30 2020 14:02:07 for gem5 by
doxygen
1.8.17