Go to the documentation of this file.
30 #ifndef __ARCH_POWER_DECODER_HH__
31 #define __ARCH_POWER_DECODER_HH__
37 #include "debug/Decode.hh"
104 DPRINTF(Decode,
"Decode: Decoded %s instruction: %#x\n",
105 si->getName(), mach_inst);
123 #endif // __ARCH_POWER_DECODER_HH__
void takeOverFrom(Decoder *old)
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
StaticInstPtr decode(PowerISA::PCState &nextPC)
static GenericISA::BasicDecodeCache< Decoder, ExtMachInst > defaultCache
A cache of decoded instruction objects.
Decoder(ISA *isa=nullptr)
T gtoh(T value, ByteOrder guest_byte_order)
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Addr instAddr() const
Returns the memory address the bytes of this instruction came from.
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
void moreBytes(const PCState &pc, Addr fetchPC)
StaticInstPtr decodeInst(ExtMachInst mach_inst)
Generated on Tue Sep 21 2021 12:24:21 for gem5 by doxygen 1.8.17