gem5 v25.0.0.1
Loading...
Searching...
No Matches
gem5::SparcISA::SparcStaticInst Class Reference

Base class for all SPARC static instructions. More...

#include <static_inst.hh>

Inheritance diagram for gem5::SparcISA::SparcStaticInst:
gem5::StaticInst gem5::RefCounted gem5::SparcISA::Branch gem5::SparcISA::FailUnimplemented gem5::SparcISA::FpUnimpl gem5::SparcISA::IntOp gem5::SparcISA::Mem gem5::SparcISA::Nop gem5::SparcISA::Priv gem5::SparcISA::SparcMacroInst gem5::SparcISA::SparcMicroInst gem5::SparcISA::Trap gem5::SparcISA::Unknown gem5::SparcISA::WarnUnimplemented

Protected Member Functions

 SparcStaticInst (const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)
std::string generateDisassembly (Addr pc, const loader::SymbolTable *symtab) const override
 Internal function to generate disassembly string.
void printSrcReg (std::ostream &os, int reg) const
void printDestReg (std::ostream &os, int reg) const
void printRegArray (std::ostream &os, const RegId *indexArray, int num) const
void advancePC (PCStateBase &pcState) const override
void advancePC (ThreadContext *tc) const override
size_t asBytes (void *buf, size_t size) override
 Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst.
std::unique_ptr< PCStateBasebuildRetPC (const PCStateBase &cur_pc, const PCStateBase &call_pc) const override
void setRegIdxArrays (RegIdArrayPtr src, RegIdArrayPtr dest)
 Set the pointers which point to the arrays of source and destination register indices.
 StaticInst (const char *_mnemonic, OpClass op_class)
 Constructor.
template<typename T>
size_t simpleAsBytes (void *buf, size_t max_size, const T &t)

Static Protected Member Functions

static void printMnemonic (std::ostream &os, const char *mnemonic)
static void printReg (std::ostream &os, RegId reg)
static bool passesFpCondition (uint32_t fcc, uint32_t condition)
static bool passesCondition (uint32_t codes, uint32_t condition)

Protected Attributes

ExtMachInst machInst
Protected Attributes inherited from gem5::StaticInst
std::bitset< Num_Flags > flags
 Flag values for this instruction.
OpClass _opClass
 See opClass().
uint8_t _numSrcRegs = 0
 See numSrcRegs().
uint8_t _numDestRegs = 0
 See numDestRegs().
std::array< uint8_t, MiscRegClass+1 > _numTypedDestRegs = {}
size_t _size = 0
 Instruction size in bytes.
const char * mnemonic
 Base mnemonic (e.g., "add").
std::unique_ptr< std::string > cachedDisassembly
 String representation of disassembly (lazily evaluated via disassemble()).

Additional Inherited Members

Public Types inherited from gem5::StaticInst
using RegIdArrayPtr = RegId (StaticInst:: *)[]
Public Member Functions inherited from gem5::StaticInst
uint8_t numSrcRegs () const
 Number of source registers.
uint8_t numDestRegs () const
 Number of destination registers.
uint8_t numDestRegs (RegClassType type) const
 Number of destination registers of a particular type.
bool isNop () const
bool isMemRef () const
bool isLoad () const
bool isStore () const
bool isAtomic () const
bool isStoreConditional () const
bool isInstPrefetch () const
bool isDataPrefetch () const
bool isPrefetch () const
bool isInteger () const
bool isFloating () const
bool isVector () const
bool isMatrix () const
bool isControl () const
bool isCall () const
bool isReturn () const
bool isDirectCtrl () const
bool isIndirectCtrl () const
bool isCondCtrl () const
bool isUncondCtrl () const
bool isSerializing () const
bool isSerializeBefore () const
bool isSerializeAfter () const
bool isSquashAfter () const
bool isFullMemBarrier () const
bool isReadBarrier () const
bool isWriteBarrier () const
bool isNonSpeculative () const
bool isQuiesce () const
bool isUnverifiable () const
bool isPseudo () const
bool isSyscall () const
bool isMacroop () const
bool isMicroop () const
bool isDelayedCommit () const
bool isLastMicroop () const
bool isFirstMicroop () const
bool isHtmStart () const
bool isHtmStop () const
bool isHtmCancel () const
bool isInvalid () const
bool isHtmCmd () const
void setFirstMicroop ()
void setLastMicroop ()
void setDelayedCommit ()
void setFlag (Flags f)
OpClass opClass () const
 Operation class. Used to select appropriate function unit in issue.
const RegIddestRegIdx (int i) const
 Return logical index (architectural reg num) of i'th destination reg.
void setDestRegIdx (int i, const RegId &val)
const RegIdsrcRegIdx (int i) const
 Return logical index (architectural reg num) of i'th source reg.
void setSrcRegIdx (int i, const RegId &val)
virtual uint64_t getEMI () const
virtual ~StaticInst ()
virtual Fault execute (ExecContext *xc, trace::InstRecord *traceData) const =0
virtual Fault initiateAcc (ExecContext *xc, trace::InstRecord *traceData) const
virtual Fault completeAcc (Packet *pkt, ExecContext *xc, trace::InstRecord *trace_data) const
size_t size () const
virtual void size (size_t newSize)
virtual StaticInstPtr fetchMicroop (MicroPC upc) const
 Return the microop that goes with a particular micropc.
virtual std::unique_ptr< PCStateBasebranchTarget (const PCStateBase &pc) const
 Return the target address for a PC-relative branch.
virtual std::unique_ptr< PCStateBasebranchTarget (ThreadContext *tc) const
 Return the target address for an indirect branch (jump).
virtual const std::string & disassemble (Addr pc, const loader::SymbolTable *symtab=nullptr) const
 Return string representation of disassembled instruction.
void printFlags (std::ostream &outs, const std::string &separator) const
 Print a separator separated list of this instruction's set flag names on the given stream.
std::string getName ()
 Return name of machine instruction.
Public Member Functions inherited from gem5::RefCounted
 RefCounted ()
 We initialize the reference count to zero and the first object to take ownership of it must increment it to one.
virtual ~RefCounted ()
 We make the destructor virtual because we're likely to have virtual functions on reference counted objects.
void incref () const
 Increment the reference count.
void decref () const
 Decrement the reference count and destroy the object if all references are gone.
static StaticInstPtr nullStaticInstPtr
 Pointer to a statically allocated "null" instruction object.

Detailed Description

Base class for all SPARC static instructions.

Definition at line 93 of file static_inst.hh.

Constructor & Destructor Documentation

◆ SparcStaticInst()

Member Function Documentation

◆ advancePC() [1/2]

void gem5::SparcISA::SparcStaticInst::advancePC ( PCStateBase & pcState) const
overrideprotectedvirtual

Implements gem5::StaticInst.

Definition at line 83 of file static_inst.cc.

References gem5::PCStateBase::as().

◆ advancePC() [2/2]

void gem5::SparcISA::SparcStaticInst::advancePC ( ThreadContext * tc) const
overrideprotectedvirtual

Reimplemented from gem5::StaticInst.

Definition at line 89 of file static_inst.cc.

References gem5::PCStateBase::as(), gem5::MipsISA::pc, and gem5::ThreadContext::pcState().

◆ asBytes()

size_t gem5::SparcISA::SparcStaticInst::asBytes ( void * buf,
size_t max_size )
inlineoverrideprotectedvirtual

Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst.

buf is a buffer to hold the bytes. max_size is the size allocated for that buffer by the caller. The return value is how much data was actually put into the buffer, zero if no data was put in the buffer, or the necessary size of the buffer if there wasn't enough space.

Reimplemented from gem5::StaticInst.

Definition at line 122 of file static_inst.hh.

References machInst, gem5::StaticInst::simpleAsBytes(), and gem5::StaticInst::size().

◆ buildRetPC()

std::unique_ptr< PCStateBase > gem5::SparcISA::SparcStaticInst::buildRetPC ( const PCStateBase & cur_pc,
const PCStateBase & call_pc ) const
inlineoverrideprotectedvirtual

Reimplemented from gem5::StaticInst.

Definition at line 128 of file static_inst.hh.

References gem5::PCStateBase::as(), and gem5::PCStateBase::clone().

◆ generateDisassembly()

std::string gem5::SparcISA::SparcStaticInst::generateDisassembly ( Addr pc,
const loader::SymbolTable * symtab ) const
overrideprotectedvirtual

◆ passesCondition()

◆ passesFpCondition()

◆ printDestReg()

◆ printMnemonic()

◆ printReg()

void gem5::SparcISA::SparcStaticInst::printReg ( std::ostream & os,
RegId reg )
staticprotected

Definition at line 111 of file static_inst.cc.

References gem5::ccprintf(), gem5::FloatRegClass, gem5::SparcISA::FramePointerReg, gem5::IntRegClass, gem5::SparcISA::MISCREG_ASI, gem5::SparcISA::MISCREG_CWP, gem5::SparcISA::MISCREG_FPRS, gem5::SparcISA::MISCREG_FSR, gem5::SparcISA::MISCREG_GL, gem5::SparcISA::MISCREG_GSR, gem5::SparcISA::MISCREG_HINTP, gem5::SparcISA::MISCREG_HPSTATE, gem5::SparcISA::MISCREG_HSTICK_CMPR, gem5::SparcISA::MISCREG_HTBA, gem5::SparcISA::MISCREG_HTSTATE, gem5::SparcISA::MISCREG_HVER, gem5::SparcISA::MISCREG_PCR, gem5::SparcISA::MISCREG_PIC, gem5::SparcISA::MISCREG_PIL, gem5::SparcISA::MISCREG_PSTATE, gem5::SparcISA::MISCREG_SOFTINT, gem5::SparcISA::MISCREG_SOFTINT_CLR, gem5::SparcISA::MISCREG_SOFTINT_SET, gem5::SparcISA::MISCREG_STICK, gem5::SparcISA::MISCREG_STICK_CMPR, gem5::SparcISA::MISCREG_STRAND_STS_REG, gem5::SparcISA::MISCREG_TBA, gem5::SparcISA::MISCREG_TICK, gem5::SparcISA::MISCREG_TICK_CMPR, gem5::SparcISA::MISCREG_TL, gem5::SparcISA::MISCREG_TNPC, gem5::SparcISA::MISCREG_TPC, gem5::SparcISA::MISCREG_TSTATE, gem5::SparcISA::MISCREG_TT, gem5::X86ISA::os, gem5::X86ISA::reg, and gem5::SparcISA::StackPointerReg.

Referenced by gem5::SparcISA::BlockMemImmMicro::generateDisassembly(), gem5::SparcISA::BlockMemMicro::generateDisassembly(), gem5::SparcISA::Mem::generateDisassembly(), gem5::SparcISA::MemImm::generateDisassembly(), generateDisassembly(), gem5::SparcISA::Trap::generateDisassembly(), printDestReg(), printRegArray(), and printSrcReg().

◆ printRegArray()

void gem5::SparcISA::SparcStaticInst::printRegArray ( std::ostream & os,
const RegId * indexArray,
int num ) const
protected

◆ printSrcReg()

Member Data Documentation

◆ machInst

ExtMachInst gem5::SparcISA::SparcStaticInst::machInst
protected

The documentation for this class was generated from the following files:

Generated on Sat Oct 18 2025 08:07:03 for gem5 by doxygen 1.14.0