gem5 v25.0.0.1
Loading...
Searching...
No Matches
gem5::SparcISA::WarnUnimplemented Class Reference

Base class for unimplemented instructions that cause a warning to be printed (but do not terminate simulation). More...

#include <unimp.hh>

Inheritance diagram for gem5::SparcISA::WarnUnimplemented:
gem5::SparcISA::SparcStaticInst gem5::StaticInst gem5::RefCounted

Public Member Functions

 WarnUnimplemented (const char *_mnemonic, ExtMachInst _machInst)
 Constructor.
Fault execute (ExecContext *xc, trace::InstRecord *traceData) const override
std::string generateDisassembly (Addr pc, const loader::SymbolTable *symtab) const override
 Internal function to generate disassembly string.
Public Member Functions inherited from gem5::StaticInst
uint8_t numSrcRegs () const
 Number of source registers.
uint8_t numDestRegs () const
 Number of destination registers.
uint8_t numDestRegs (RegClassType type) const
 Number of destination registers of a particular type.
bool isNop () const
bool isMemRef () const
bool isLoad () const
bool isStore () const
bool isAtomic () const
bool isStoreConditional () const
bool isInstPrefetch () const
bool isDataPrefetch () const
bool isPrefetch () const
bool isInteger () const
bool isFloating () const
bool isVector () const
bool isMatrix () const
bool isControl () const
bool isCall () const
bool isReturn () const
bool isDirectCtrl () const
bool isIndirectCtrl () const
bool isCondCtrl () const
bool isUncondCtrl () const
bool isSerializing () const
bool isSerializeBefore () const
bool isSerializeAfter () const
bool isSquashAfter () const
bool isFullMemBarrier () const
bool isReadBarrier () const
bool isWriteBarrier () const
bool isNonSpeculative () const
bool isQuiesce () const
bool isUnverifiable () const
bool isPseudo () const
bool isSyscall () const
bool isMacroop () const
bool isMicroop () const
bool isDelayedCommit () const
bool isLastMicroop () const
bool isFirstMicroop () const
bool isHtmStart () const
bool isHtmStop () const
bool isHtmCancel () const
bool isInvalid () const
bool isHtmCmd () const
void setFirstMicroop ()
void setLastMicroop ()
void setDelayedCommit ()
void setFlag (Flags f)
OpClass opClass () const
 Operation class. Used to select appropriate function unit in issue.
const RegIddestRegIdx (int i) const
 Return logical index (architectural reg num) of i'th destination reg.
void setDestRegIdx (int i, const RegId &val)
const RegIdsrcRegIdx (int i) const
 Return logical index (architectural reg num) of i'th source reg.
void setSrcRegIdx (int i, const RegId &val)
virtual uint64_t getEMI () const
virtual ~StaticInst ()
virtual Fault initiateAcc (ExecContext *xc, trace::InstRecord *traceData) const
virtual Fault completeAcc (Packet *pkt, ExecContext *xc, trace::InstRecord *trace_data) const
size_t size () const
virtual void size (size_t newSize)
virtual StaticInstPtr fetchMicroop (MicroPC upc) const
 Return the microop that goes with a particular micropc.
virtual std::unique_ptr< PCStateBasebranchTarget (const PCStateBase &pc) const
 Return the target address for a PC-relative branch.
virtual std::unique_ptr< PCStateBasebranchTarget (ThreadContext *tc) const
 Return the target address for an indirect branch (jump).
virtual const std::string & disassemble (Addr pc, const loader::SymbolTable *symtab=nullptr) const
 Return string representation of disassembled instruction.
void printFlags (std::ostream &outs, const std::string &separator) const
 Print a separator separated list of this instruction's set flag names on the given stream.
std::string getName ()
 Return name of machine instruction.
Public Member Functions inherited from gem5::RefCounted
 RefCounted ()
 We initialize the reference count to zero and the first object to take ownership of it must increment it to one.
virtual ~RefCounted ()
 We make the destructor virtual because we're likely to have virtual functions on reference counted objects.
void incref () const
 Increment the reference count.
void decref () const
 Decrement the reference count and destroy the object if all references are gone.

Private Attributes

bool warned
 Have we warned on this instruction yet?

Additional Inherited Members

Public Types inherited from gem5::StaticInst
using RegIdArrayPtr = RegId (StaticInst:: *)[]
static StaticInstPtr nullStaticInstPtr
 Pointer to a statically allocated "null" instruction object.
Protected Member Functions inherited from gem5::SparcISA::SparcStaticInst
 SparcStaticInst (const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)
void printSrcReg (std::ostream &os, int reg) const
void printDestReg (std::ostream &os, int reg) const
void printRegArray (std::ostream &os, const RegId *indexArray, int num) const
void advancePC (PCStateBase &pcState) const override
void advancePC (ThreadContext *tc) const override
size_t asBytes (void *buf, size_t size) override
 Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst.
std::unique_ptr< PCStateBasebuildRetPC (const PCStateBase &cur_pc, const PCStateBase &call_pc) const override
void setRegIdxArrays (RegIdArrayPtr src, RegIdArrayPtr dest)
 Set the pointers which point to the arrays of source and destination register indices.
 StaticInst (const char *_mnemonic, OpClass op_class)
 Constructor.
template<typename T>
size_t simpleAsBytes (void *buf, size_t max_size, const T &t)
Static Protected Member Functions inherited from gem5::SparcISA::SparcStaticInst
static void printMnemonic (std::ostream &os, const char *mnemonic)
static void printReg (std::ostream &os, RegId reg)
static bool passesFpCondition (uint32_t fcc, uint32_t condition)
static bool passesCondition (uint32_t codes, uint32_t condition)
Protected Attributes inherited from gem5::SparcISA::SparcStaticInst
ExtMachInst machInst
Protected Attributes inherited from gem5::StaticInst
std::bitset< Num_Flags > flags
 Flag values for this instruction.
OpClass _opClass
 See opClass().
uint8_t _numSrcRegs = 0
 See numSrcRegs().
uint8_t _numDestRegs = 0
 See numDestRegs().
std::array< uint8_t, MiscRegClass+1 > _numTypedDestRegs = {}
size_t _size = 0
 Instruction size in bytes.
const char * mnemonic
 Base mnemonic (e.g., "add").
std::unique_ptr< std::string > cachedDisassembly
 String representation of disassembly (lazily evaluated via disassemble()).

Detailed Description

Base class for unimplemented instructions that cause a warning to be printed (but do not terminate simulation).

This implementation is a little screwy in that it will print a warning for each instance of a particular unimplemented machine instruction, not just for each unimplemented opcode. Should probably make the 'warned' flag a static member of the derived class.

Definition at line 91 of file unimp.hh.

Constructor & Destructor Documentation

◆ WarnUnimplemented()

gem5::WarnUnimplemented::WarnUnimplemented ( const char * _mnemonic,
ExtMachInst _machInst )
inline

Constructor.

Definition at line 99 of file unimp.hh.

References gem5::SparcISA::SparcStaticInst::SparcStaticInst(), and warned.

Member Function Documentation

◆ execute()

Fault gem5::SparcISA::WarnUnimplemented::execute ( ExecContext * xc,
trace::InstRecord * traceData ) const
inlineoverridevirtual

Implements gem5::StaticInst.

Definition at line 104 of file unimp.hh.

References gem5::StaticInst::mnemonic, gem5::NoFault, and warned.

◆ generateDisassembly()

std::string gem5::SparcISA::WarnUnimplemented::generateDisassembly ( Addr pc,
const loader::SymbolTable * symtab ) const
inlineoverridevirtual

Internal function to generate disassembly string.

Reimplemented from gem5::SparcISA::SparcStaticInst.

Definition at line 115 of file unimp.hh.

References gem5::csprintf(), gem5::StaticInst::mnemonic, and gem5::MipsISA::pc.

Member Data Documentation

◆ warned

bool gem5::SparcISA::WarnUnimplemented::warned
mutableprivate

Have we warned on this instruction yet?

Definition at line 95 of file unimp.hh.

Referenced by execute(), and WarnUnimplemented().


The documentation for this class was generated from the following files:

Generated on Sat Oct 18 2025 08:07:03 for gem5 by doxygen 1.14.0