cpu.hh

Go to the documentation of this file.

/*
 * Copyright (c) 2012-2014, 2020 ARM Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed hereunder.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __CPU_MINOR_CPU_HH__
#define __CPU_MINOR_CPU_HH__
 
#include "base/compiler.hh"
#include "base/random.hh"
#include "cpu/base.hh"
#include "cpu/minor/activity.hh"
#include "cpu/minor/stats.hh"
#include "cpu/simple_thread.hh"
#include "enums/ThreadPolicy.hh"
#include "params/BaseMinorCPU.hh"
 
namespace gem5
{
 
namespace minor
{
 
class Pipeline;
 
typedef SimpleThread MinorThread;
 
} // namespace minor
 
class MinorCPU : public BaseCPU
{
  protected:
    minor::Pipeline *pipeline;
 
  public:
    minor::MinorActivityRecorder *activityRecorder;
 
    std::vector<minor::MinorThread *> threads;
 
  public:
    class MinorCPUPort : public RequestPort
    {
      public:
        MinorCPU &cpu;
 
      public:
        MinorCPUPort(const std::string& name_, MinorCPU &cpu_)
            : RequestPort(name_), cpu(cpu_)
        { }
 
    };
 
    enums::ThreadPolicy threadPolicy;
  protected:
    Port &getDataPort() override;
 
    Port &getInstPort() override;
 
  public:
    MinorCPU(const BaseMinorCPUParams &params);
 
    ~MinorCPU();
 
  public:
    void init() override;
    void startup() override;
    void wakeup(ThreadID tid) override;
 
    minor::MinorStats stats;
 
    void regStats() override;
 
    Counter totalInsts() const override;
    Counter totalOps() const override;
 
    void serializeThread(CheckpointOut &cp, ThreadID tid) const override;
    void unserializeThread(CheckpointIn &cp, ThreadID tid) override;
 
    void serialize(CheckpointOut &cp) const override;
    void unserialize(CheckpointIn &cp) override;
 
    DrainState drain() override;
    void drainResume() override;
    void signalDrainDone();
    void memWriteback() override;
 
    void switchOut() override;
    void takeOverFrom(BaseCPU *old_cpu) override;
 
    void activateContext(ThreadID thread_id) override;
    void suspendContext(ThreadID thread_id) override;
 
    std::vector<ThreadID> roundRobinPriority(ThreadID priority)
    {
        std::vector<ThreadID> prio_list;
        for (ThreadID i = 1; i <= numThreads; i++) {
            prio_list.push_back((priority + i) % numThreads);
        }
        return prio_list;
    }
 
    std::vector<ThreadID> randomPriority()
    {
        std::vector<ThreadID> prio_list;
        for (ThreadID i = 0; i < numThreads; i++) {
            prio_list.push_back(i);
        }
 
        std::shuffle(prio_list.begin(), prio_list.end(),
                     random_mt.gen);
 
        return prio_list;
    }
 
    void tick() { updateCycleCounters(BaseCPU::CPU_STATE_ON); }
 
    void wakeupOnEvent(unsigned int stage_id);
    EventFunctionWrapper *fetchEventWrapper;
};
 
} // namespace gem5
 
#endif /* __CPU_MINOR_CPU_HH__ */