Go to the documentation of this file.
32 #ifndef __ARCH_VEGA_INSTS_GPU_STATIC_INST_HH__
33 #define __ARCH_VEGA_INSTS_GPU_STATIC_INST_HH__
94 #endif //__ARCH_VEGA_INSTS_GPU_STATIC_INST_HH__
ScalarRegU32 _srcLiteral
if the instruction has a src literal - an immediate value that is part of the instruction stream - we...
void panicUnimplemented() const
int getOperandSize(int opIdx) override
const std::string & opcode() const
VEGAGPUStaticInst(const std::string &opcode)
ScalarRegU32 srcLiteral() const override
void generateDisassembly() override
bool isExecMask(int opIdx)
void initOperandInfo() override
const std::string _opcode
bool isFlatScratchReg(int opIdx)
bool isExecMaskRegister(int opIdx) override
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
bool isFlatScratchRegister(int opIdx) override
int coalescerTokenCount() const override
Return the number of tokens needed by the coalescer.
Generated on Wed May 4 2022 12:13:35 for gem5 by doxygen 1.8.17