gem5  v21.2.0.0
se_workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2004 The Regents of The University of Michigan
3  * Copyright 2016 The University of Virginia
4  * Copyright 2020 Google Inc.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
30 #ifndef __ARCH_RISCV_LINUX_SE_WORKLOAD_HH__
31 #define __ARCH_RISCV_LINUX_SE_WORKLOAD_HH__
32 
34 #include "arch/riscv/page_size.hh"
36 #include "params/RiscvEmuLinux.hh"
37 #include "sim/syscall_desc.hh"
38 
39 namespace gem5
40 {
41 
42 namespace RiscvISA
43 {
44 
45 class EmuLinux : public SEWorkload
46 {
47  protected:
48 
51 
54 
55  public:
56  using Params = RiscvEmuLinuxParams;
57 
59 
60  ByteOrder byteOrder() const override { return ByteOrder::little; }
61 
62  void syscall(ThreadContext *tc) override;
63 };
64 
65 } // namespace RiscvISA
66 } // namespace gem5
67 
68 #endif // __ARCH_RISCV_LINUX_SE_WORKLOAD_HH__
gem5::RiscvISA::EmuLinux::syscall
void syscall(ThreadContext *tc) override
Definition: se_workload.cc:82
gem5::RiscvISA::EmuLinux::syscallDescs64
static SyscallDescTable< SEWorkload::SyscallABI > syscallDescs64
64 bit syscall descriptors, indexed by call number.
Definition: se_workload.hh:50
gem5::RiscvISA::PageShift
const Addr PageShift
Definition: page_size.hh:53
gem5::RiscvISA::EmuLinux
Definition: se_workload.hh:45
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:94
gem5::RiscvISA::SEWorkload
Definition: se_workload.hh:44
page_size.hh
gem5::RiscvISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::SyscallDescTable
Definition: syscall_desc.hh:189
gem5::RiscvISA::EmuLinux::EmuLinux
EmuLinux(const Params &p)
Definition: se_workload.hh:58
linux.hh
gem5::ArmISA::SEWorkload::Params
ArmSEWorkloadParams Params
Definition: se_workload.hh:45
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60
se_workload.hh
syscall_desc.hh
gem5::RiscvISA::EmuLinux::byteOrder
ByteOrder byteOrder() const override
Definition: se_workload.hh:60
gem5::RiscvISA::EmuLinux::syscallDescs32
static SyscallDescTable< SEWorkload::SyscallABI > syscallDescs32
32 bit syscall descriptors, indexed by call number.
Definition: se_workload.hh:53

Generated on Tue Dec 21 2021 11:34:20 for gem5 by doxygen 1.8.17