gem5  v21.2.0.0
stats.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2014 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "cpu/minor/stats.hh"
39 
40 namespace gem5
41 {
42 
44 namespace minor
45 {
46 
47 MinorStats::MinorStats(BaseCPU *base_cpu)
48  : statistics::Group(base_cpu),
49  ADD_STAT(numInsts, statistics::units::Count::get(),
50  "Number of instructions committed"),
51  ADD_STAT(numOps, statistics::units::Count::get(),
52  "Number of ops (including micro ops) committed"),
53  ADD_STAT(numDiscardedOps, statistics::units::Count::get(),
54  "Number of ops (including micro ops) which were discarded before "
55  "commit"),
56  ADD_STAT(numFetchSuspends, statistics::units::Count::get(),
57  "Number of times Execute suspended instruction fetching"),
58  ADD_STAT(quiesceCycles, statistics::units::Cycle::get(),
59  "Total number of cycles that CPU has spent quiesced or waiting "
60  "for an interrupt"),
61  ADD_STAT(cpi, statistics::units::Rate<
62  statistics::units::Cycle, statistics::units::Count>::get(),
63  "CPI: cycles per instruction"),
64  ADD_STAT(ipc, statistics::units::Rate<
65  statistics::units::Count, statistics::units::Cycle>::get(),
66  "IPC: instructions per cycle"),
67  ADD_STAT(committedInstType, statistics::units::Count::get(),
68  "Class of committed instruction")
69 {
71 
72  cpi.precision(6);
73  cpi = base_cpu->baseStats.numCycles / numInsts;
74 
75  ipc.precision(6);
76  ipc = numInsts / base_cpu->baseStats.numCycles;
77 
79  .init(base_cpu->numThreads, enums::Num_OpClass)
81  committedInstType.ysubnames(enums::OpClassStrings);
82 }
83 
84 } // namespace minor
85 } // namespace gem5
gem5::minor::MinorStats::quiesceCycles
statistics::Scalar quiesceCycles
Number of cycles in quiescent state.
Definition: stats.hh:76
gem5::minor::MinorStats::cpi
statistics::Formula cpi
CPI/IPC for total cycle counts and macro insts.
Definition: stats.hh:79
gem5::statistics::Vector2dBase::init
Derived & init(size_type _x, size_type _y)
Definition: statistics.hh:1174
minor
gem5::minor::MinorStats::MinorStats
MinorStats(BaseCPU *parent)
Definition: stats.cc:47
stats.hh
gem5::statistics::dist
const FlagsType dist
Print the distribution.
Definition: info.hh:66
gem5::statistics::pdf
const FlagsType pdf
Print the percent of the total that this entry represents.
Definition: info.hh:62
gem5::minor::MinorStats::numInsts
statistics::Scalar numInsts
Number of simulated instructions.
Definition: stats.hh:64
gem5::minor::MinorStats::ipc
statistics::Formula ipc
Definition: stats.hh:80
ADD_STAT
#define ADD_STAT(n,...)
Convenience macro to add a stat to a statistics group.
Definition: group.hh:75
gem5::minor::MinorStats::committedInstType
statistics::Vector2d committedInstType
Number of instructions by type (OpClass)
Definition: stats.hh:83
gem5::statistics::DataWrap::precision
Derived & precision(int _precision)
Set the precision and marks this stat to print at the end of simulation.
Definition: statistics.hh:346
gem5::GEM5_DEPRECATED_NAMESPACE
GEM5_DEPRECATED_NAMESPACE(GuestABI, guest_abi)
gem5::statistics::DataWrap::prereq
Derived & prereq(const Stat &prereq)
Set the prerequisite stat and marks this stat to print at the end of simulation.
Definition: statistics.hh:372
gem5::pseudo_inst::quiesceCycles
void quiesceCycles(ThreadContext *tc, uint64_t cycles)
Definition: pseudo_inst.cc:139
gem5::statistics::Group
Statistics container.
Definition: group.hh:93
gem5::statistics::DataWrapVec2d::ysubnames
Derived & ysubnames(const char **names)
Definition: statistics.hh:478
gem5::statistics::DataWrap::flags
Derived & flags(Flags _flags)
Set the flags and marks this stat to print at the end of simulation.
Definition: statistics.hh:358
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60
gem5::statistics::total
const FlagsType total
Print the total.
Definition: info.hh:60

Generated on Tue Dec 21 2021 11:34:26 for gem5 by doxygen 1.8.17