gem5 v24.0.0.0
Loading...
Searching...
No Matches
mshr_queue.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2012-2013, 2015-2016, 2018 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Copyright (c) 2003-2005 The Regents of The University of Michigan
15 * All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 */
40
45#ifndef __MEM_CACHE_MSHR_QUEUE_HH__
46#define __MEM_CACHE_MSHR_QUEUE_HH__
47
48#include <string>
49
50#include "base/types.hh"
51#include "mem/cache/mshr.hh"
52#include "mem/cache/queue.hh"
53#include "mem/packet.hh"
54
55namespace gem5
56{
57
61class MSHRQueue : public Queue<MSHR>
62{
63 private:
64
69 const int demandReserve;
70
71 public:
72
81 MSHRQueue(const std::string &_label, int num_entries, int reserve,
82 int demand_reserve, std::string cache_name);
83
99 MSHR *allocate(Addr blk_addr, unsigned blk_size, PacketPtr pkt,
100 Tick when_ready, Counter order, bool alloc_on_fill);
101
105 void deallocate(MSHR *mshr) override;
106
112 void moveToFront(MSHR *mshr);
113
121 void delay(MSHR *mshr, Tick delay_ticks);
122
131 void markInService(MSHR *mshr, bool pending_modified_resp);
132
137 void markPending(MSHR *mshr);
138
143 bool forceDeallocateTarget(MSHR *mshr);
144
149 bool havePending() const
150 {
151 return !readyList.empty();
152 }
153
158 bool canPrefetch() const
159 {
160 // @todo we may want to revisit the +1, currently added to
161 // keep regressions unchanged
162 return (allocated < numEntries - (numReserve + 1 + demandReserve));
163 }
164};
165
166} // namespace gem5
167
168#endif //__MEM_CACHE_MSHR_QUEUE_HH__
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
A Class for maintaining a list of pending and allocated memory requests.
Definition mshr_queue.hh:62
void delay(MSHR *mshr, Tick delay_ticks)
Adds a delay to the provided MSHR and moves MSHRs that will be ready earlier than this entry to the t...
void deallocate(MSHR *mshr) override
Deallocate a MSHR and its targets.
Definition mshr_queue.cc:83
const int demandReserve
The number of entries to reserve for future demand accesses.
Definition mshr_queue.hh:69
bool havePending() const
Returns true if the pending list is not empty.
bool canPrefetch() const
Returns true if sufficient mshrs for prefetch.
void markPending(MSHR *mshr)
Mark an in service entry as pending, used to resend a request.
bool forceDeallocateTarget(MSHR *mshr)
Deallocate top target, possibly freeing the MSHR.
void moveToFront(MSHR *mshr)
Moves the MSHR to the front of the pending list if it is not in service.
Definition mshr_queue.cc:94
MSHRQueue(const std::string &_label, int num_entries, int reserve, int demand_reserve, std::string cache_name)
Create a queue with a given number of entries.
Definition mshr_queue.cc:55
void markInService(MSHR *mshr, bool pending_modified_resp)
Mark the given MSHR as in service.
MSHR * allocate(Addr blk_addr, unsigned blk_size, PacketPtr pkt, Tick when_ready, Counter order, bool alloc_on_fill)
Allocates a new MSHR for the request and size.
Definition mshr_queue.cc:63
Miss Status and handling Register.
Definition mshr.hh:75
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
A high-level queue interface, to be used by both the MSHR queue and the write buffer.
Definition queue.hh:71
MSHR::List readyList
Definition queue.hh:100
const int numReserve
Definition queue.hh:93
const int numEntries
Definition queue.hh:85
Miss Status and Handling Register (MSHR) declaration.
double Counter
All counters are of 64-bit values.
Definition types.hh:46
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
uint64_t Tick
Tick count type.
Definition types.hh:58
Declaration of the Packet class.
Declaration of a high-level queue structure.

Generated on Tue Jun 18 2024 16:24:05 for gem5 by doxygen 1.11.0