gem5 v24.0.0.0
Loading...
Searching...
No Matches
pcstate.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2009 The University of Edinburgh
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#ifndef __ARCH_POWER_PCSTATE_HH__
30#define __ARCH_POWER_PCSTATE_HH__
31
33#include "arch/power/types.hh"
34#include "enums/ByteOrder.hh"
35
36namespace gem5
37{
38
39namespace PowerISA
40{
41
43{
44 private:
45 ByteOrder guestByteOrder = ByteOrder::big;
46
47 public:
49
50 PCState(const PCState &other) :
51 GenericISA::SimplePCState<4>(other),
53 {}
54 PCState &operator=(const PCState &other) = default;
55
56 PCStateBase *clone() const override { return new PCState(*this); }
57
58 void
59 update(const PCStateBase &other) override
60 {
62 auto &pcstate = other.as<PCState>();
64 }
65
66 ByteOrder
67 byteOrder() const
68 {
69 return guestByteOrder;
70 }
71
72 void
73 byteOrder(ByteOrder order)
74 {
75 guestByteOrder = order;
76 }
77};
78
79} // namespace PowerISA
80} // namespace gem5
81
82#endif // __ARCH_POWER_PCSTATE_HH__
Target & as()
Definition pcstate.hh:73
virtual void update(const PCStateBase &other)
Definition pcstate.hh:87
PCStateBase * clone() const override
Definition pcstate.hh:56
void update(const PCStateBase &other) override
Definition pcstate.hh:59
ByteOrder byteOrder() const
Definition pcstate.hh:67
PCState(const PCState &other)
Definition pcstate.hh:50
ByteOrder guestByteOrder
Definition pcstate.hh:45
void byteOrder(ByteOrder order)
Definition pcstate.hh:73
PCState & operator=(const PCState &other)=default
GenericISA::DelaySlotPCState< 4 > PCState
Definition pcstate.hh:40
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36

Generated on Tue Jun 18 2024 16:23:59 for gem5 by doxygen 1.11.0