gem5
v22.0.0.1
arch
sparc
fs_workload.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2002-2006 The Regents of The University of Michigan
3
* All rights reserved.
4
*
5
* Redistribution and use in source and binary forms, with or without
6
* modification, are permitted provided that the following conditions are
7
* met: redistributions of source code must retain the above copyright
8
* notice, this list of conditions and the following disclaimer;
9
* redistributions in binary form must reproduce the above copyright
10
* notice, this list of conditions and the following disclaimer in the
11
* documentation and/or other materials provided with the distribution;
12
* neither the name of the copyright holders nor the names of its
13
* contributors may be used to endorse or promote products derived from
14
* this software without specific prior written permission.
15
*
16
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
*/
28
29
#include "
arch/sparc/fs_workload.hh
"
30
31
#include "
arch/sparc/faults.hh
"
32
#include "params/SparcFsWorkload.hh"
33
#include "
sim/system.hh
"
34
35
namespace
gem5
36
{
37
38
namespace
SparcISA
39
{
40
41
void
42
FsWorkload::initState
()
43
{
44
Workload::initState
();
45
46
if
(
system
->
threads
.
empty
())
47
return
;
48
49
// Other CPUs will get activated by IPIs.
50
auto
*tc =
system
->
threads
[0];
51
SparcISA::PowerOnReset
().
invoke
(tc);
52
tc->activate();
53
}
54
55
}
// namespace SparcISA
56
}
// namespace gem5
gem5::SparcISA::PowerOnReset
Definition:
faults.hh:98
gem5::SimObject::initState
virtual void initState()
initState() is called on each SimObject when not restoring from a checkpoint.
Definition:
sim_object.cc:94
system.hh
gem5::SparcISA::PowerOnReset::invoke
void invoke(ThreadContext *tc, const StaticInstPtr &inst=nullStaticInstPtr)
Definition:
faults.cc:560
gem5::System::Threads::empty
bool empty() const
Definition:
system.hh:215
faults.hh
fs_workload.hh
gem5::SparcISA::FsWorkload::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition:
fs_workload.cc:42
gem5::System::threads
Threads threads
Definition:
system.hh:314
gem5::Workload::system
System * system
Definition:
workload.hh:80
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition:
gpu_translation_state.hh:37
Generated on Sat Jun 18 2022 08:12:14 for gem5 by
doxygen
1.8.17