#include <i8254xGBe_defs.hh>
|
| ADD_FIELD32 (gpi_en, 0, 4) |
|
| ADD_FIELD32 (phyint, 5, 1) |
|
| ADD_FIELD32 (sdp2_data, 6, 1) |
|
| ADD_FIELD32 (spd3_data, 7, 1) |
|
| ADD_FIELD32 (spd2_iodir, 10, 1) |
|
| ADD_FIELD32 (spd3_iodir, 11, 1) |
|
| ADD_FIELD32 (asdchk, 12, 1) |
|
| ADD_FIELD32 (eerst, 13, 1) |
|
| ADD_FIELD32 (spd_byps, 15, 1) |
|
| ADD_FIELD32 (ro_dis, 17, 1) |
|
| ADD_FIELD32 (vreg, 21, 1) |
|
| ADD_FIELD32 (link_mode, 22, 2) |
|
| ADD_FIELD32 (iame, 27, 1) |
|
| ADD_FIELD32 (drv_loaded, 28, 1) |
|
| ADD_FIELD32 (timer_clr, 29, 1) |
|
uint32_t | operator() () |
|
void | operator() (uint32_t d) |
|
const Reg< uint32_t > & | operator= (uint32_t d) |
|
bool | operator== (uint32_t d) |
|
| Reg () |
|
void | serialize (CheckpointOut &cp) const |
|
void | unserialize (CheckpointIn &cp) |
|
Definition at line 541 of file i8254xGBe_defs.hh.
◆ ADD_FIELD32() [1/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
asdchk | , |
|
|
12 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [2/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
drv_loaded | , |
|
|
28 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [3/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
eerst | , |
|
|
13 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [4/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
gpi_en | , |
|
|
0 | , |
|
|
4 | ) |
◆ ADD_FIELD32() [5/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
iame | , |
|
|
27 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [6/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
link_mode | , |
|
|
22 | , |
|
|
2 | ) |
◆ ADD_FIELD32() [7/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
phyint | , |
|
|
5 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [8/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
ro_dis | , |
|
|
17 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [9/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
sdp2_data | , |
|
|
6 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [10/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
spd2_iodir | , |
|
|
10 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [11/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
spd3_data | , |
|
|
7 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [12/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
spd3_iodir | , |
|
|
11 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [13/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
spd_byps | , |
|
|
15 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [14/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
timer_clr | , |
|
|
29 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [15/15]
gem5::igbreg::Regs::CTRL_EXT::ADD_FIELD32 |
( |
vreg | , |
|
|
21 | , |
|
|
1 | ) |
The documentation for this struct was generated from the following file: