#include <i8254xGBe_defs.hh>
|
| ADD_FIELD32 (rst, 0, 1) |
|
| ADD_FIELD32 (en, 1, 1) |
|
| ADD_FIELD32 (bce, 2, 1) |
|
| ADD_FIELD32 (psp, 3, 1) |
|
| ADD_FIELD32 (ct, 4, 8) |
|
| ADD_FIELD32 (cold, 12, 10) |
|
| ADD_FIELD32 (swxoff, 22, 1) |
|
| ADD_FIELD32 (pbe, 23, 1) |
|
| ADD_FIELD32 (rtlc, 24, 1) |
|
| ADD_FIELD32 (nrtu, 25, 1) |
|
| ADD_FIELD32 (mulr, 26, 1) |
|
uint32_t | operator() () |
|
void | operator() (uint32_t d) |
|
const Reg< uint32_t > & | operator= (uint32_t d) |
|
bool | operator== (uint32_t d) |
|
| Reg () |
|
void | serialize (CheckpointOut &cp) const |
|
void | unserialize (CheckpointIn &cp) |
|
Definition at line 664 of file i8254xGBe_defs.hh.
◆ ADD_FIELD32() [1/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
bce | , |
|
|
2 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [2/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
cold | , |
|
|
12 | , |
|
|
10 | ) |
◆ ADD_FIELD32() [3/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
ct | , |
|
|
4 | , |
|
|
8 | ) |
◆ ADD_FIELD32() [4/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
en | , |
|
|
1 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [5/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
mulr | , |
|
|
26 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [6/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
nrtu | , |
|
|
25 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [7/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
pbe | , |
|
|
23 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [8/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
psp | , |
|
|
3 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [9/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
rst | , |
|
|
0 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [10/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
rtlc | , |
|
|
24 | , |
|
|
1 | ) |
◆ ADD_FIELD32() [11/11]
gem5::igbreg::Regs::TCTL::ADD_FIELD32 |
( |
swxoff | , |
|
|
22 | , |
|
|
1 | ) |
The documentation for this struct was generated from the following file: